

Unit - 3

Binary Number Systems

Boolean Algebra

George Boole (1854)

Also called Switching Algebra.

Law of Boolean Algebra

$$\bar{0} = 1$$

$$\bar{1} = 0$$

$$Q) \ x=0, \ \bar{x}=1$$

$$Q) \ x=1, \ \bar{x}=0$$

$$\bar{\bar{x}} = x$$

$$x \cdot 0 = 0$$

$$x \cdot 1 = x$$

$$x \cdot x = x$$

$$x \cdot \bar{x} = 0$$

$$x + 0 = x$$

$$x + 1 = 1$$

$$x + x = x$$

$$x + \bar{x} = 1$$

$$x + xy = x(1+y) = x$$

$$x + \bar{x}y = x + xy + \bar{x}y = x + y(x + \bar{x}) = x + y$$

Logic Gates

They are digital circuits that take in 1/more input signals to produce one output signal.


The input/output signals are either low/high voltage.

Logical decisions \rightarrow AND, OR, NOT gate.

OR Gate

It takes in two/more input signals to produce one output signal. It performs logical additions. If both inputs are high, the output is also high.

$$Z = X + Y$$


SymbolTruth table

X	Y	$X + Y$
0	0	0
0	1	1
1	0	1
1	1	1

AND gate

It takes in two/more input signals to produce one output signal. It performs logical multiplication. If either of the two inputs is low, the output signal is also low.

$$Z = X \cdot Y$$

SymbolTruth Table

X	Y	$X \cdot Y$
0	0	0
0	1	0
1	0	0
1	1	1

NOT Gate

It is also called inverter. It performs complementation. It converts one logic level to another logic level. It takes in one input signal & produces one output signal.

$$X \rightarrow \bar{X}$$


SymbolTruth Table

X	\bar{X}
0	1
1	0

NAND Gate

It takes in two/more input signals to produce one output signal. When all inputs are low, the output produces is high.

$$Z = \overline{X \cdot Y}$$


SymbolTruth Table

X	Y	$X \cdot Y$	$\overline{X \cdot Y}$
0	0	0	1
0	1	0	1
1	0	0	1
1	1	1	0

NOR Gate

It takes in two/more input variables to produce one output. If all inputs are low, the output is high.

$$Z = \overline{X+Y}$$

SymbolTruth table


X	Y	$X+Y$	$\overline{X+Y}$
0	0	0	1
0	1	1	0
1	0	1	0
1	1	1	0

XOR Gate / EX-OR gate

It takes in two/more input signals to produce one output signal. The output is high when any one of the input is high.

Also called inequality Comparator,

$$Z = X \oplus Y = X\bar{Y} + \bar{X}Y$$


SymbolTruth table

X	Y	$X \oplus Y$
0	0	0
0	1	1
1	0	1
1	1	0

XNOR gate / Ex-NOR gate

It takes in two/more input signals to produce one output signal. When all inputs are low, the output is high.

$$Z = X \odot Y$$

SymbolTruth Table


X	Y	$X \odot Y$	$X \odot Y = \bar{X}Y + X\bar{Y}$
0	0	1	
0	1	0	
1	0	0	
1	1	1	

Universal gates

NAND & NOR are called Universal gates, because with their help we can realise AND, OR, NOT gates / combination of these gates.

Q.2. Realise NOT, AND, OR, XNOR & XNOR gates with NAND gate

(i) NOT Gate realisation with NAND gate



$$\bar{A} \cdot \bar{A}$$

$$\bar{A} + \bar{A}$$


$$\bar{A}$$

De Morgan's theorem
Idempotence law

$$X+Yz = (X+Y)(X+Z)$$

$$Y+\bar{Y}(XZ) = (Y+\bar{Y})(Y+XZ)$$

(ii) AND Operation with NAND gate



$$\overline{X \cdot Y} \text{ NAND } \overline{X \cdot Y}$$


$$X \cdot Y \text{ AND } X \cdot Y$$

$$(X \cdot Y) \cdot X \cdot Y$$

$$X \cdot Y \text{ Idempotent law}$$

$$X \cdot Y \text{ Resolution law}$$


(iii) OR Operation with NAND gate



$$\bar{X} \cdot \bar{Y}$$


$$X+Y \text{ De-Morgan's law}$$

(iv) NOR Operation with NAND gate



$$\overline{X+Y}$$

(v) Realise XOR gate with NAND gate




$$\bar{X} \cdot \bar{X} \cdot \bar{Y}$$

$$Y \cdot X \cdot Y$$


$$X \bar{Y} + \bar{X} Y$$

Imp Realise NOT, OR, AND, XOR, XNOR using NOR gate


(i) Not gate realisation with NOR gate




(ii) OR gate realisation with NOR gate




(iii) AND gate realisation with NOR gate



(iv) Ex-NOR gate realisation with NOR gates



(v) Ex of realisation with NOR gate



One's Complement (+ve/-ve)

Signed Binary Nos are represented using sign magnitude form, 1's Complement & 2's Complement

Signed Binary Nos

- It is used to represent +ve & -ve nos.
- The MSB is the sign bit. (helps to identify if the no. is +ve/-ve).
- For N-bit signed binary numbers, MSB is the sign bit & remaining N-1 bits represent magnitude.

Ex. 10101100
 ↓ ← magnitude
 MSB
 Sign

* For positive nos. \rightarrow MSB = 0
 For negative nos. \rightarrow MSB = 1

Signed Magnitude form

Q.1) +34 represent in 8bit form (byte form).

$\begin{array}{cccccccc} 0 & 0 & 1 & 0 & 0 & 0 & 1 & 0 \\ \downarrow & & & & & & & \\ \text{MSB} & & \text{Magnitude} & & & & & \end{array}$

2	34
2	17 → 0
2	8 → 1
2	4 → 0
2	2 → 0
1	1 → 0

Q.2) -34 represent in 8bit form.

$\begin{array}{cccccccc} 1 & 0 & 1 & 0 & 0 & 0 & 1 & 0 \\ \downarrow & & & & & & & \\ \text{MSB} & & \text{Magnitude} & & & & & \end{array}$

Q.3) +0, 8bit → $\begin{array}{cccccccc} 0 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \end{array}$
 -0, 8bit → $\begin{array}{cccccccc} 1 & 0 & 0 & 0 & 0 & 0 & 0 & 0 \end{array}$

1st Complement Representation

→ Representation of +ve no is same as that of signed Mag form.


Steps for obtaining 1st Complement of a number

- (a) When No. given is in Decimal No system →
- Convert the decimal No into the binary No. in 8bit format
 - Interchange all the 0's → 1's & 1's → 0's
 - You will obtain the 1st complement

- (b) When No. given is in binary form, →
- Interchange all the 0's → 1's & 1's → 0's
 - You will obtain the 1st complement

- (c) When Number given is in any other No system →
- Convert the given No to decimal & finally to binary.
 - Interchange all 0's → 1's & 1's → 0's

(vi) Realise XNOR operation with NAND gate



Eg: $(\bar{A}+B)(A+B)$ simplify

$$\rightarrow 1A + \bar{A}B + AB + BB$$

$$\rightarrow 0 + \bar{A}B + AB + B$$

$$\rightarrow B(\bar{A}+A+1)$$

$$\rightarrow B(1+1)$$

$$\rightarrow B(1) \Rightarrow 1$$

Eg: $f(X, Y, Z) = \bar{X}Y + Y\bar{Z} + YZ + X\bar{Y}\bar{Z}$ simplify

$$\bar{X}Y(\bar{Z}+Z) + (X+\bar{X})Y\bar{Z} + (X+\bar{X})YZ + X\bar{Y}\bar{Z}$$

$$\bar{X}YZ + \bar{X}Y\bar{Z} + X\bar{Y}\bar{Z} + \bar{X}Y\bar{Z} + X\bar{Y}\bar{Z} + X\bar{Y}\bar{Z} + X\bar{Y}\bar{Z}$$

$$\bar{X}YZ + \bar{X}Y\bar{Z} + X\bar{Y}\bar{Z} + X\bar{Y}\bar{Z} + X\bar{Y}\bar{Z}$$

$$\bar{X}YZ + \bar{X}Y\bar{Z} + XY(\bar{Z}+Z) + X\bar{Y}\bar{Z}$$

$$\bar{X}YZ + \bar{X}Y\bar{Z} + XY(1) + X\bar{Y}\bar{Z}$$

$$\bar{X}Y(\bar{Z}+Z) + XY + X\bar{Y}\bar{Z}$$

$$\bar{X}Y + XY + X\bar{Y}\bar{Z}$$

$$Y(\bar{X}+X) + X\bar{Y}\bar{Z}$$

$$Y + X\bar{Y}\bar{Z}$$

↓ absorption law

$$Y + X\bar{Z}$$

$$Q-3) f(P, Q, R) = (P+Q)(Q+R) \quad \text{simplify}$$

$$\rightarrow PQ + PP + QQ + QR$$

$$\rightarrow PQ + PR + Q + QR \quad \text{Idempotent law}$$

$$\rightarrow PQ + PQR + Q(1+R) \quad \text{Com Identity law}$$

$$\rightarrow PQ + Q + QR$$

$$\rightarrow Q(1+P) + QR \quad \text{Identity law}$$

$$\rightarrow \underline{\underline{Q + QR}}$$

$$Q-4) f(x, y, z) = \bar{x}\bar{y}z + yz + xz \quad \text{simplify}$$

$$\bar{x}\bar{y}z + (x+\bar{x})yz + x(y+\bar{y})z$$

$$\bar{x}\bar{y}z + \underline{xyz} + \bar{x}yz + \underline{xyz} + x\bar{y}z$$

$$\bar{x}\bar{y}z + \underline{xyz} + \bar{x}yz + x\bar{y}z$$

$$\bar{x}\bar{y}z + yz(x+\bar{x}) + x\bar{y}z$$

$$\bar{x}\bar{y}z + yz + \underline{x\bar{y}z}$$

$$\bar{y}z(\bar{x}+x) + yz$$

$$\bar{y}z + yz$$

$$\underline{\underline{z(\bar{y}+y) = z}}$$

$$Q-5) f(A, B, C) = (A\bar{B}(C+BD) + \bar{A}\bar{B})C \quad \text{simplify}$$

$$\rightarrow (A\bar{B}C + A\bar{B}BD + \bar{A}\bar{B})C$$

$$\rightarrow A\bar{B}C + \bar{A}\bar{B}C$$

$$\rightarrow \bar{B}C(A+\bar{A})$$

$$\rightarrow \underline{\underline{\bar{B}C}}$$

Q-6) $f(a, b, c) = a\bar{b} + a\bar{c} + bc$ Simplify

→ $a\bar{b}(\bar{c}+c) + a(b+\bar{b})\bar{c} + (\bar{a}+a)bc$

→ $\underline{a\bar{b}\bar{c}} + \underline{a\bar{b}c} + \underline{a\bar{b}c} + \underline{a\bar{b}c} + \underline{abc} + \underline{abc}$

→ $abc + a\bar{b}c + a\bar{b}c + a\bar{b}c$

→ $a\bar{b}(\bar{c}+c) + a\bar{b}c + \bar{a}bc$ $111 + 101 + 100 + 011$

→ $\underline{a\bar{c}} + \underline{a\bar{b}c} + \underline{\bar{a}bc}$ $f(a, b, c) = \sum(7, 5, 4, 3)$

→ $\underline{a\bar{c}} + \underline{\bar{a}bc} + \underline{a\bar{b}c}$

→ $a\bar{c} + a$

Boolean Algebra

→ Boolean Algebra also called as Switching Algebra / Logical Algebra
is used to analyse & simplify digital circuits

→ It deals with logical operations & binary variables

Terminologies

(i) Sum term

It is the combination of multiple variables & logical OR operators

Ex: $X+Y, \bar{X}+\bar{Y}$

(ii) Product term

It is the combination of multiple variables & logical AND operators

Ex: $X \cdot Y, \bar{X} \cdot \bar{Y}$

(iii) SOP → Logical OR of multiple product terms

Ex: $XY + \bar{X}Y + X\bar{Y} + \bar{X}\bar{Y}$

(iv) POS → Logical AND of multiple sum terms

Ex: $(\bar{X}+Y)(\bar{X}+Y)(X+\bar{Y})(\bar{X}+\bar{Y})$

Minterm →

It is a product term consisting of all literals, with/without complement to make a Boolean expression.

Maxterm →

It is a sum term consisting of all literals, with/without complement to make a Boolean expression.

Canonical SOP

Complete set of minterms that are defined when output is logic '1' / true

Ex. $f(x, y) = xy + \bar{x}y + x\bar{y} + \bar{x}\bar{y}$

Canonical POS

Complete set of maxterms that are defined when output is logic '0' / False

Ex. $f(x, y) = (x+y)(\bar{x}+y)(x+\bar{y})(\bar{x}+\bar{y})$

Laws of Boolean Algebra

Name	AND form	OR form
Identity law	$1 \cdot A = A$	$0 + A = A$
Null law	$0 \cdot A = 0$	$1 + A = 1$
Idempotent law	$A \cdot A = A$	$A + A = A$
Complementary law	$A \cdot \bar{A} = 0$	$A + \bar{A} = 1$
Commutative law	$AB = BA$	$A + B = B + A$
Associative law	$(AB)C = A(BC)$	$(A+B)+C = A+(B+C)$
Distributive law	$A+B(C) = (A+B)(A+C)$	$A(B+C) = AB + AC$
Absorption law	$A(A+B) = A$	$A+AB = A$
De-Morgan's law	$\overline{AB} = \bar{A} + \bar{B}$	$\overline{A+B} = \bar{A} \cdot \bar{B}$

K-Map

$AB \backslash CD$	$\overline{C}\overline{D}$	$\overline{C}D$	$C\overline{D}$	CD
$\overline{A}\overline{B}$	$\overline{A}\overline{B}\overline{C}\overline{D}$ 0	$\overline{A}\overline{B}\overline{C}D$ 1	$\overline{A}\overline{B}C\overline{D}$ 3	$\overline{A}\overline{B}CD$ 2
$\overline{A}B$	$\overline{A}B\overline{C}\overline{D}$ 4	$\overline{A}B\overline{C}D$ 5	$\overline{A}BC\overline{D}$ 7	$\overline{A}BCD$ 6
AB	$AB\overline{C}\overline{D}$ 12	$AB\overline{C}D$ 13	$ABC\overline{D}$ 15	$ABCD$ 14
$A\overline{B}$	$A\overline{B}\overline{C}\overline{D}$ 8	$A\overline{B}\overline{C}D$ 9	$A\overline{B}C\overline{D}$ 11	$A\overline{B}CD$ 10

$A \backslash BC$	$\overline{B}\overline{C}$	$\overline{B}C$	$B\overline{C}$	BC
\overline{A}	$\overline{A}\overline{B}\overline{C}$ 0	$\overline{A}\overline{B}C$ 1	$\overline{A}B\overline{C}$ 2	$\overline{A}BC$ 3
A	$A\overline{B}\overline{C}$ 4	$A\overline{B}C$ 5	$AB\overline{C}$ 7	ABC 6

$A \backslash B$	\overline{B}	B
\overline{A}	$\overline{A}\overline{B}$ 0	$\overline{A}B$ 1
A	$A\overline{B}$ 2	AB 3

Q1) Solve $Y = \bar{A}\bar{B} + \bar{A}B + AB$

A \ B	\bar{B}	B
\bar{A}	1	1
A	0	1

Pair 1: \bar{A} row (cells 0,1 and 1,1)
Pair 2: B column (cells 0,1 and 1,1)

minterm expansion for pair 1 $\Rightarrow m_0 + m_1$

Reduced expression for pair 1 $\Rightarrow \bar{A}$

minterm expansion for pair 2 $\Rightarrow m_1 + m_3$

Reduced expression for pair 2 $\Rightarrow B$

final reduced expression is $\Rightarrow Y = \bar{A} + B$

Q2) Solve $\Rightarrow Y = \bar{A}\bar{B}\bar{C} + \bar{A}B\bar{C} + A\bar{B}\bar{C} + A\bar{B}C + AB\bar{C} + ABC$

A \ BC	$\bar{B}\bar{C}$	$\bar{B}C$	$B\bar{C}$	BC
\bar{A}	1	0	0	1
A	1	1	1	1

quad 1: $\bar{A}\bar{B}\bar{C}$ (cell 0,1)
quad 2: $A\bar{B}\bar{C}$ (cell 1,1)

minterm expansion of quad 2 $\Rightarrow m_4 + m_5 + m_7 + m_6$

reduced expression for quad 2 $\Rightarrow A$

minterm expansion of quad 1 $\Rightarrow m_0 + m_2 + m_4 + m_6$

reduced expression for quad 1 $\Rightarrow \bar{C}$

final reduced expression is $\Rightarrow Y = A + \bar{C}$

Q3) solve $Z = \sum P, Q, R (1, 3, 6, 7)$

P \ QR	QR	QR	QR	QR
\bar{P}	0	1	1	0
P	0	0	1	1

pair 1: $\bar{P}Q$ (cells 1, 3)
 pair 2: $\bar{P}R$ (cells 1, 4)
 pair 3: PR (cells 3, 4)

min term expansion of pair 1 $\Rightarrow m_1 + m_3$

reduced expression for pair 1 $\Rightarrow \bar{P}R$

min term expansion for pair 2 $\Rightarrow m_1 + m_4$

reduced expression for pair 2 $\Rightarrow \bar{P}Q$

min term expansion for pair 3 $\Rightarrow m_3 + m_4$

reduced expression for pair 3 $\Rightarrow PR$

final reduced expression is $\Rightarrow Z = \bar{P}Q + \bar{P}R + PR$

Q4) $f(P, Q, R, S) = \sum (0, 2, 5, 7, 8, 10, 13, 15)$

PQ \ RS	RS	RS	RS	RS
$\bar{P}\bar{Q}$	1			1
$\bar{P}Q$		1	1	
PQ		1	1	
$P\bar{Q}$	1			1


quad 1: $\bar{P}Q$ (cells 5, 7)
 quad 2: $\bar{P}\bar{Q}$ (cells 0, 2)
 quad 3: PQ (cells 5, 7)
 quad 4: $P\bar{Q}$ (cells 8, 10)

final expression $\Rightarrow QS + \bar{Q}\bar{S}$

Combinational Circuits

Half Adder

A combinational circuit which adds two one-bit binary numbers is called half adder.



Truth table for Half adder

A	B	Sum	Carry
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1

Boolean expression for the sum $\Rightarrow \bar{A}B + A\bar{B}$


$$S = \bar{A}B + A\bar{B}$$

$$S = A \oplus B$$

Boolean expression for the carry $\Rightarrow AB$


$$C = AB$$

Logic gates expression for Half Adder



Full adder

A combinational logic circuit which performs the addition of three bits - two significant bits & one ^{carry} logic bit is called a full adder.

Truth table for full adders

A	B	C_{in}	Sum	(carry out)
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

Boolean expression for the sum $\Rightarrow \bar{A}\bar{B}C_{in} + \bar{A}B\bar{C}_{in} + A\bar{B}\bar{C}_{in} + ABC_{in}$
 $\Rightarrow C_{in}(\bar{A}\bar{B} + AB) + \bar{C}_{in}(\bar{A}B + A\bar{B})$

$$\Rightarrow C_{in}(\overline{A \oplus B}) + \bar{C}_{in}(A \oplus B)$$

$$\Rightarrow C_{in}(\overline{A \oplus B}) + \bar{C}_{in}(A \oplus B)$$


$$\Rightarrow C_{in} \bar{X} + \bar{C}_{in} X$$

$$\Rightarrow C_{in} \oplus \bar{X}$$


$$S \Rightarrow C_{in} \oplus A \oplus B$$

Boolean expression for carry out $\rightarrow \bar{A}B C_{in} + A\bar{B} C_{in} + AB\bar{C}_{in} + ABC_{in}$
 $\Rightarrow C_{in}(\bar{A}B + A\bar{B}) + AB(\bar{C}_{in} + C_{in})$
 $\Rightarrow C_{in}(A \oplus B) + AB$


Logic gate expression for sum



Logic gate expression for Carry out




Realise full adder with half adders




Goal Steps for reducing Boolean expression in logic gates format with NAND gate

$$Y = \bar{A} + B\bar{C}$$


Step 1 Implement given boolean expression in terms of basic gates of AOI (And, OR, Inverter (NOT))




Step 2 Apply bubble to O/P of AND gate & input of OR gate






Step 3 Apply not gate NOT gate at places where bubbles have been inserted. (Do not erase the added bubbles)



Step 4 Look out for double inverters & cancel extra NOT gates




Step-5 Replace NAND equivalent to \rightarrow




Ques Steps to for reducing Boolean expression into logic gate format
with NOR gate
 $Y = \bar{A} + B\bar{C}$

Step-1 Implement given boolean expression in terms of AOI
(AND, OR, Inverter (NOT))




Step-2 Apply bubble at the \forall of OR gate & \forall of AND gate




Step-3

Apply NOT gate replace of bubble were have applied
(Do not erase the bubbles)

Step-4

Look out for Double invertors & cancel extra NOT gates

Step-5

Replace NOT equivalent to \rightarrow

