# Lab 4 Report ECE 124

Group 5, Session 203

Authors/Team members: Shunethra Senthilkumar, Lucy Han

#### **VHDL DESIGN**

## LogicalStep\_Lab4\_top.vhd

```
↑ Home □ ◆ LogicalStep_Lab4_top.vhd □
                                          ♦ Bidir shift reg.vhd ☑ ♦ U D Bin Counter8bit.vhd ☑ ♦ Compx1.vhd ☑ ♦ Compx4.vhd ☑ ♦ Mealy XY.vhd ☑ ♦ Moore Extender.vhd ☑ ♦ Mealy Grappler.vhd ☑
-- Author : Group 5, Shunethra Senthilkumar, Lucy Han
     LIBRARY ieee;
USE ieee.std_logic_1164.ALL;
     USE ieee.numeric_std.ALL;
    □ENTITY LogicalStep_Lab4_top IS
8
                       : in std_logic;
         c1k
                                                                   --clock input signal and main clock signal driven by clock simulator
                      : in std_logic;
: in std_logic_vector(3 downto 0);
: in std_logic_vector(7 downto 0);
10
         rst_n
                                                                  --used to reset all registers when rst_n=0
11
         pb
                                                                  --push buttons used for data input selection/operation control
12
                                                                  -- The switch inputs used for data inputs
         sw.
         leds
                       : out std_logic_vector(15 downto 0)
                                                                  --leds for output
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
      END LogicalStep_Lab4_top;
    □ARCHITECTURE Circuit OF LogicalStep_Lab4_top IS
    ⊟-- Project Components Used
    port
            CurrentPosA, TargetPosB
                                             --MuxTemp and CurrentTemp are the 4-bit inputs that need to be compared
            fourALTB, fourAEQB, fourAGTB
                                                                                             --comparator outputs values for MuxTemp < CurrentTemp, MuxTemp = CurrentTemp, MuxTemp > CurrentTemp
         );
31
32
      end component;
       --Component Bidir_shift_reg is a bidirectional shift regsiter that left shifts/right shifts bits for extender extending and retracting sequence
33
34
35
36
37
38
    □component Bidir_shift_reg port (
                                    port (
    : in std_logic := '0';
    : out std_logic_'eoctor (3 downto 0)
            RESET_n
            CLK_EN
            LEFTO_RIGHT1
39
            REG_BITS
40
      end component;
41
42
43
44
45
46
47
48
49
    | --Component Mealy_XY is the Mealy State Machine used to achieve X or Y motion of the RAC ⊟component Mealy_XY port (
                                                        : IN std_logic;
: IN std_logic_vector(2 downto 2);
: IN std_logic;
          clk_input, rst_n
          x_eq, x_lt, x_gt
          y_eq, y_lt, y_gt
                                                        : IN std_logic;
```

```
🗎 🔀 🕞 😭 🖒 🖺 🜓 🧷 😭 LogicalStep Lab4 top 💎 🗸 🍼 💸 📟 🕨 🖊 🔇 🕹 🧠 🐉 🥞 🥊
                                 LogicalStep_Lab4_top.vhd 
                                                                                                     ◆ Bidir shift reg.vhd ☑ ◆ U D Bin Counter8bit.vhd ☑
                                                                                                                                                                                                                             Mealy Grappler.vl
 □ | ★ (7) | # # | 10 | 10 | 10 | 20 | 200 | 200 | 200 | 200 | 200 | 200 | 200 | 200 | 200 | 200 | 200 | 200 | 200 | 200 | 200 | 200 | 200 | 200 | 200 | 200 | 200 | 200 | 200 | 200 | 200 | 200 | 200 | 200 | 200 | 200 | 200 | 200 | 200 | 200 | 200 | 200 | 200 | 200 | 200 | 200 | 200 | 200 | 200 | 200 | 200 | 200 | 200 | 200 | 200 | 200 | 200 | 200 | 200 | 200 | 200 | 200 | 200 | 200 | 200 | 200 | 200 | 200 | 200 | 200 | 200 | 200 | 200 | 200 | 200 | 200 | 200 | 200 | 200 | 200 | 200 | 200 | 200 | 200 | 200 | 200 | 200 | 200 | 200 | 200 | 200 | 200 | 200 | 200 | 200 | 200 | 200 | 200 | 200 | 200 | 200 | 200 | 200 | 200 | 200 | 200 | 200 | 200 | 200 | 200 | 200 | 200 | 200 | 200 | 200 | 200 | 200 | 200 | 200 | 200 | 200 | 200 | 200 | 200 | 200 | 200 | 200 | 200 | 200 | 200 | 200 | 200 | 200 | 200 | 200 | 200 | 200 | 200 | 200 | 200 | 200 | 200 | 200 | 200 | 200 | 200 | 200 | 200 | 200 | 200 | 200 | 200 | 200 | 200 | 200 | 200 | 200 | 200 | 200 | 200 | 200 | 200 | 200 | 200 | 200 | 200 | 200 | 200 | 200 | 200 | 200 | 200 | 200 | 200 | 200 | 200 | 200 | 200 | 200 | 200 | 200 | 200 | 200 | 200 | 200 | 200 | 200 | 200 | 200 | 200 | 200 | 200 | 200 | 200 | 200 | 200 | 200 | 200 | 200 | 200 | 200 | 200 | 200 | 200 | 200 | 200 | 200 | 200 | 200 | 200 | 200 | 200 | 200 | 200 | 200 | 200 | 200 | 200 | 200 | 200 | 200 | 200 | 200 | 200 | 200 | 200 | 200 | 200 | 200 | 200 | 200 | 200 | 200 | 200 | 200 | 200 | 200 | 200 | 200 | 200 | 200 | 200 | 200 | 200 | 200 | 200 | 200 | 200 | 200 | 200 | 200 | 200 | 200 | 200 | 200 | 200 | 200 | 200 | 200 | 200 | 200 | 200 | 200 | 200 | 200 | 200 | 200 | 200 | 200 | 200 | 200 | 200 | 200 | 200 | 200 | 200 | 200 | 200 | 200 | 200 | 200 | 200 | 200 | 200 | 200 | 200 | 200 | 200 | 200 | 200 | 200 | 200 | 200 | 200 | 200 | 200 | 200 | 200 | 200 | 200 | 200 | 200 | 200 | 200 | 200 | 200 | 200 | 200 | 200 | 200 | 200 | 200 | 200 | 200 | 200 | 200 | 200 | 200 | 200 | 200 | 200 | 200 | 200 | 200 | 200 | 200 | 200 | 200 | 200 | 200 | 200 | 200 | 200 | 200 | 200 | 200 | 200 | 200 | 200 | 200 | 2
  45
  46
                           clk_input, rst_n
                                                                                                                                     : IN std_logic;
: IN std_logic_vector(2 downto 2);
  47
                          x_eq, x_lt, x_gt
y_eq, y_lt, y_gt
clk_en_x, clk_en_y
                                                                                                                                    : IN std_logic;
: IN std_logic;
: OUT std_logic;
  48
  49
50
                          up_down_y, up_down_x extender_en
                                                                                                                                     : OUT std_logic;
: OUT std_logic;
  51
52
53
54
55
56
57
58
59
60
                           extender_out
                                                                                                                                     : in std_logic;
                          error_led
                                                                                                                                     : out std_logic
                · );
end component;
                  --Component Moore_Extender is the Moore State Machine used to enable the extender to extract/retract when RAC is not in motion
             □component Moore_Extender port (
  61
62
63
                                                                                       : in std_logic;
                                         RESET_n
                                                                                      : in std_logic;
                                                                                      : in std_logic_vector(1 downto 1);
: in std_logic;
                                          pb
  64
65
                                         EXT_ENBL
                                         EXT_OUT
                                                                                       : out std_logic;
  66
                                          c1k_en
                                                                                      : out std_logic;
: out std_logic;
  67
68
                                          left_right
                                          GRAP_ENBL
                                                                                       : out std_logic;
  69
                                         ExtenderPosition : in std_logic_vector(3 downto 0)
  70
                end component;
  71
72
73
74
75
76
77
78
79
80
81
                  --Component Mealy_Grappler is the Mealy State Machine used to enable grappler operation when extender is fully extended
            ⊟component Mealy_Grappler port (
                                                                                      : in std_logic := '0';
: in std_logic := '0';
                                         RESET_n
                                                                                      : in std_logic_vector(0 downto 0);
: in std_logic := '0';
                                          GRAP ENBI
                                          GRAP_ON
                                                                                       : out std_logic
                end component:
  82
83
84
                   -Component U_D_Bin_Counter8bit is the Up/Down Binary counter which increments/decrements the current X/Y positions
  85
86
87
             □component U_D_Bin_Counter8bit port (
                                                                                     : in std_logic := '0';
                               CLK
                               RESET_n
  88
                               CLK_EN
  89
90
                               UP1_DOWN0
                                                                                       : out std_logic_vector (3 downto 0)
                               COUNTER_BITS
  91
                end component;
  92
93
```

```
🊹 Home 🔲
                                ♦ LogicalStep_Lab4_top.vhd ☑ ♦ Bidir shift reg.vhd ☑ ♦ U D Bin Counter8bit.vhd ☑ ♦ Compx1.vhd ☑ ♦ Compx1.vhd ☑ ♦ Mealy XY.vhd ☑ ♦ Mealy XY.vhd ☑ ♦ Mealy Srappler.vhd ☑
  🖷 | 🐽 📅 | 🏥 🕮 | 🖪 🖆 🕦 | 🐧 🖫 | 🐉 🧮
   80
                                      GRAP_ON
                                                                              : out std_logic
   81
82
83
84
85
86
87
88
               end component;
            |--Component U_D_Bin_Counter8bit is the Up/Down Binary counter which increments/decrements the current X/Y positions 
□component U_D_Bin_Counter8bit port (
                                                                            : in std_logic := '0';
                             RESET_n
                             CLK_EN
   89
                             UP1_DOWNO
   90
91
92
93
94
95
96
97
98
99
                             COUNTER_BITS
                                                                              : out std_logic_vector (3 downto 0)
                end component;
                -- signals used
              signal X_target,Y_target : std_logic_vector(3 downto 0); -- four bit X-Target and Y-Target coordinate input signals
signal X_Current,Y_Current : std_logic_vector (3 downto 0); -- four bit X-Current and Y-Current position coordinates
signal motion : std_logic_vector(2 downto 2); -- push button to capture X/Y and enable motion to X/Y target
signal extender : std_logic_vector(1 downto 1); -- push button to capture X/Y and enable motion to X/Y target
signal grappler : std_logic_vector(1 downto 1); -- push button to capture X/Y and enable motion to X/Y target
signal grappler : std_logic_vector(1 downto 1); -- push button to capture X/Y and enable motion to X/Y target
signal Z_tx_eq_x_gt,y_lt_y_eq_y_gt : std_logic, -- push button to capture X/Y and enable motion to X/Y target
signal C_tx_eq_x_gt,y_lt_y_eq_y_gt : std_logic, -- push button to capture X/Y and enable motion to X/Y target
signal C_tx_eq_x_gt,y_lt_y_eq_y_gt : std_logic, -- push button to capture X/Y and enable to X/Y target
signal C_tx_eq_x_gt,y_lt_y_eq_y_gt : std_logic; -- signals for open and close grappler)
-- signals for solution for grappler toggle(to open and close grappler)
-- signals for solution for grappler toggle(to open and close grappler)
-- signals for solution for grappler toggle(to open and close grappler)
-- signals for solution for grappler toggle(to open and close grappler)
-- signals for solution for grappler toggle(to open and close grappler)
-- signals for solution for grappler toggle(to open and close grappler)
-- signals for solution for grappler toggle(to open and close grappler)
-- signals for solution for grappler toggle(to open and close grappler)
-- signals for solution for grappler toggle(to open and close grappler)
-- signals for solution for grappler toggle(to open and close grappler)
-- signals for solution for grappler toggle(to open and close grappler)
-- signals for solution for grappler toggle(to open and close grappler)
-- signals for solution for grappler toggle(to open and close grappler)
-- signals for solution for 
100
101
102
103
104
105
106
                signal GRAP_ENBL
                                                                                                                                                               -- Enables/disables Grappler Enable status flag
107
                                                                                    :std_logic:
               signal ExtenderPosition
                                                                                    :std_logic_vector(3 downto 0); -- To display the extender position
108
109
110
               -- Here the circuit begins
111
112
               BEGIN
113
114
               X_target <= sw(7 downto 4);</pre>
115
                Y_target <= sw(3 downto 0);
116
               motion <= pb(2 downto 2);
117
118
119
               extender <= pb(1
                                                     downto 1);
               grappler <= pb(0 downto 0);
120
121
122
123
124
125
126
127
                 -- component instances below with the interconnection required ---
                   -Counterinst_X is the instance for component U_D_Bin_Counter8bit which increments/decrements the current X position
               Counterinst_X: U_D_Bin_Counter8bit port map(Clk,rst_n,CLK_EN_X,UP1_DOWNO_X,X_Current);
128
                  -Counterinst_Y is the instance for component U_D_Bin_Counter8bit which increments/decrements the current Y position
```

```
L I M G | F L I L I | / C | | LogicalStep_LaD4_top | T | F 🔻 🔻 😭 💌 💌 🔻 🔻 📦
  The Home See A compt of the H
  ■ | 66 (7 ) ## ## | N N 10 N N | 201 ## |
            |signal GRAP_ENBL
                                                                                                                                             -- Enables/disables Grappler Enable status flag
                                                                          :std_logic_vector(3 downto 0); -- To display the extender position
              signal ExtenderPosition
109
             -- Here the circuit begins
110
111
112
113
114
            BEGIN
            X_target <= sw(7 downto 4);
Y_target <= sw(3 downto 0);
motion <= pb(2 downto 2);
extender <= pb(1 downto 1);</pre>
115
116
118
            grappler \leq pb(0 \text{ downto } 0);
119
120
121
122
              -- component instances below with the interconnection required ---
123
124
125
            --Counterinst_X is the instance for component U_D_Bin_Counter8bit which increments/decrements the current X position Counterinst_X: U_D_Bin_Counter8bit port map(Clk,rst_n,CLK_EN_X,UP1_DOWNO_X,X_Current);
126
127
128
               --Counterinst Y is the instance for component U D Bin Counter8bit which increments/decrements the current Y position
129
            Counterinst_Y: U_D_Bin_Counter8bit port map(Clk,rst_n,CLK_EN_Y,UP1_DOWNO_Y,Y_Current);
130
               --compinst_X is the instance for component Compx4 which compares the Current X Positon(X.Current) with the Target X position(X.target)
131
             compinst_X:Compx4 port map(X_Current, X_target, x_lt, x_eq, x_gt);
132
133
                -compinst_Y is the instance for component Compx4 which compares the Current Y Positon(Y_Current) with the Target Y position(Y_target)
135
             compinst_Y:Compx4 port map(Y_Current,Y_target,y_lt, y_eq, y_gt);
             --mealyinst is the instance for component Mealy_XY which uses a Mealy State Machine to achieve X or Y motion of the RAC mealyinst:Mealy_XY port map(Clk,rst_n,motion,x_eq, x_lt, x_gt,y_eq, y_lt, y_gt,CLK_EN_X,CLK_EN_Y,UP1_DOWNO_Y,UP1_DOWNO_X,extenderEnable,extenderOut,leds(0));
137
138
139
            --Registerinst1 is the instance for component Bidir_shift_reg that uses bidirectional shift regsiter to left shift/right shift bits for extender extending and retracting sequence Registerinst1: Bidir_shift_reg port map(Clk,rst_n,CLK_EN,LEFTO_RIGHT1,ExtenderPosition);
140
141
142
143
144
                -moorelinst is the instance for component Moore_Extender which uses a Moore State Machine to enable the extender to extract/retract when RAC is not in motion
             moorelinst:Moore_Extender port map(Clk,rst_n,extender,extenderEnable,extenderOut,CLK_EN,LEFTO_RIGHT1,GRAP_ENBL,ExtenderPosition);
145
            --mealy2inst is the instance for component Mealy_Grappler which uses a Mealy State Machine to enable grappler operation when extender is fully extended mealy2inst:Mealy_Grappler port map(Clk,rst_n,grappler,GRAP_ENBL,leds(3));
146
147
148
149
               --led outputs
              leds(15 downto 12) <= X_Current;</pre>
              leds(11 downto 8) <= Y_Current;</pre>
              leds(7 downto 4) <= ExtenderPosition;</pre>
153
154
155
            LEND Circuit;
```

#### Compx4.vhd

```
◆ Compx1.vhd ☑ ◆ Mealy_XY.vhd ☑
              LogicalStep Lab4 top.vhd
                                         Ompx4.vhd Bidir shift reg.vhd
                                                                               U D Bin Counter8bit.vhd
                                                                                                                                             Moore Extender.vhd
    | 🐸 📅 | 🏥 🕮 | 🖪 🗗 🚹 | 🕕 🛣 🛂 | 🗯 📃
      -- Author : Group 5, Shunethra Senthilkumar, Lucy Han
     library ieee;
use ieee.std_logic_1164.all;
     use ieee.numeric_std.all;
 6
     --Compx4 compares the Current X/Y Positon and the Target X/Y position
    ⊟entity Compx4 is
 8
 9
         port
10
    11
            CurrentPosA, TargetPosB
                                           : in std_logic_vector(3 downto 0);
12
            fourALTB, fourAEQB, fourAGTB
                                              : out std_logic
13
14
        );
15
     end entity;
16
17
    □architecture fourbitcomparator of Compx4 is
18
19
      --component Compx1 is a single bit magnitude comparator used to compare single bit inputs for A(MuxTemp) and B(CurrentTemp)
20
21
22
23
24
    in component Compx1
    port
    ≐
                                  : in std_logic;
            AGTB, AEQB, ALTB
                                  : out std_logic
25
26
     end component;
27
28
      -- signals used
29
30
     signal AGTB, AEQB, ALTB : std_logic_vector(3 downto 0);
                                                                                    -- AGTB is A greater than B
                                                                                    -- AEQB is A equal to B
31
                                                                                    -- ALTB is A lesser than B
32
33
34
     begin
35
36
37
      -- 4 instances of Compx1 to compare individual/single bit inputs of Current X/Y Positon and the Target X/Y position(bit by bit comparison)
     bit3: Compx1 port map (CurrentPosA(3), TargetPosB(3), AGTB(3), AEQB(3), ALTB(3));
38
     bit2: Compx1 port map (CurrentPosA(2), TargetPosB(2), AGTB(2), AEQB(2), ALTB(2));
40
41
     bit1: Compx1 port map (CurrentPosA(1), TargetPosB(1), AGTB(1), AEQB(1), ALTB(1));
42
43
     bit0: Compx1 port map (CurrentPosA(0), TargetPosB(0), AGTB(0), AEQB(0), ALTB(0));
44
45
     --Value of Current X/Y Positon lesser than Target X/Y position fourALTB <= (ALTB(3)) OR (AEQB(3) AND ALTB(2)) OR (AEQB(3) AND ALTB(0));
46
47
48
49
      --Value of Current X/Y Positon equal to Target X/Y position
```

```
🔳 TOTHE 🐸 🔻 LOGICALSTEP_LAD4_LOPATIO 🐸 🔻 COMPA-AND 🐸 🔻 DIGNESTING LEGATION LOGICAL CONTROL OF THE ANALYSIS 🐷 🔻 MODING EXTERNAL STREET LANGUAGE LANG
  ⊟entity Compx4 is
   8
  9
10
        CurrentPosA, TargetPosB
                                                                                     : in std_logic_vector(3 downto 0);
11
12
                        fourALTB, fourAEQB, fourAGTB
                                                                                           : out std_logic
13
14
15
           end entity;
16
        ⊟architecture fourbitcomparator of Compx4 is
18
19
            --component Compx1 is a single bit magnitude comparator used to compare single bit inputs for A(MuxTemp) and B(CurrentTemp)
20
21
22
23
24
25
        ⊟component Compx1
          port
         : in std_logic;
                        AGTB, AEQB, ALTB
                                                                   : out std_logic
26
27
            end component;
28
29
30
31
32
33
             -- signals used
           signal AGTB, AEQB, ALTB : std_logic_vector(3 downto 0);
                                                                                                                                                                       -- AGTB is A greater than B
                                                                                                                                                                       -- AEQB is A equal to B
                                                                                                                                                                       -- ALTB is A lesser than B
           begin
34
35
36
             -- 4 instances of Compx1 to compare individual/single bit inputs of Current X/Y Positon and the Target X/Y position(bit by bit comparison)
37
           bit3: Compx1 port map (CurrentPosA(3), TargetPosB(3), AGTB(3), AEQB(3), ALTB(3));
38
39
           bit2: Compx1 port map (CurrentPosA(2).TargetPosB(2).AGTB(2).AEOB(2).ALTB(2)):
40
41
           bit1: Compx1 port map (CurrentPosA(1), TargetPosB(1), AGTB(1), AEQB(1), ALTB(1));
42
43
           bit0: Compx1 port map (CurrentPosA(0), TargetPosB(0), AGTB(0), AEQB(0), ALTB(0));
44
45
             --Value of Current X/Y Positon lesser than Target X/Y position
46
47
            fourALTB <= (ALTB(3)) OR (AEQB(3) AND ALTB(2)) OR (AEQB(3) AND AEQB(2) AND ALTB(1)) OR (AEQB(3) AND AEQB(2) AND AEQB(1) AND ALTB(0));
48
49
             --Value of Current X/Y Positon equal to Target X/Y position
50
            fourAEQB \leftarrow (AEQB(3) AND AEQB(2) AND AEQB(1) AND AEQB(0));
51
52
53
             --Current X/Y Positon greater than Target X/Y position
            four AGTB <= (AGTB(3)) OR (AEQB(3) AND AGTB(2)) OR (AEQB(3) AND AEQB(2) AND AGTB(1)) OR (AEQB(3) AND AEQB(2) AND AEQB(1) AND AGTB(0));
54
55
          end fourbitcomparator;
```

## Compx1.vhd

```
📲 | 🕶 {}` | 🏭 👺 | M M M M M W 🔈 | 🛂 | 268 🖃
      -- Author : Group 5, Shunethra Senthilkumar, Lucy Han
 2
3
4
5
      library ieee;
      use ieee.std_logic_1164.all;
     use ieee.numeric_std.all;
     --Compx1 is a single bit magnitude comparator used to compare single bit inputs for A(X/Y Current position) and B(X/YTarget Position)
     ⊟entity Compx1 is
 9
          port
(
10
11
                                     : in std_logic;
                                                                 --single bit inputs A and B from 4-bit inputs
12
13
             AGTB, AEQB, ALTB
                                                                 --single bit comparator output values for A>B, A=B, A<B
                                     : out std_logic
14
15
16
      end entity;
17
18
19
20
21
22
23
24
25
26
27
28
29
30
     □architecture comparator of Compx1 is
     ⊟begin
      --Value for A greater than B using AND and NOT gates AGTB <= A AND (NOT B);
       --Value for A equal to B using XNOR gate
      AEQB <= A XNOR B;
     --Value of A lesser than B using AND and NOT gates ALTB <= B AND (NOT A);
31
32
     end comparator;
```

## Bidir\_shift\_reg.vhd

```
🁚 Home 🔹 🔷 LogicalStep Lab4 top.vhd 🖾 🔷 Compx4.vhd 🖾 🔷 Bidir_shift_reg.vhd 🖾 🔷 U D Bin Counter8bit.vhd 🖾 🔷 Compx1.vhd 🖾 🔷 Mealy XY.vhd 🖾 🔷 Moore Extender.vhd 🖾 🔷 Mealy XY.vhd
 ■ | 66 (7) | 章 章 | 四 10 10 1 10 1 20 | 267 三
       -- Author : Group 5, Shunethra Senthilkumar, Lucy Han
      library ieee;
use ieee.std_logic_1164.all;
 3
      use ieee.numeric_std.all;
    --Bidir_shift_reg is a bidirectional shift regsiter that left shifts/right shifts bits for extender extending and retracting sequence <code>=entity Bidir_shift_reg is</code>
10
                                       : in std_logic := '0';
: out std_logic_vector (3 downto 0)
11
12
13
              RESET n
              CLK_EN
14
              LEFTO_RIGHT1
15
              REG_BITS
16
17
18
      end entity;
19
20
21
22
23
24
25
26
27
    □architecture one of Bidir_shift_reg is
      signal sreg
                                       : std_logic_vector (3 downto 0); --4 bit signal which is used to left/right shift the bits
    ⊟begin
     ⊟reg:process (CLK, RESET_n) is
28
29
30
31
32
33
          begin
              if (RESET_n = '0') then
sreg <= "0000";
                                                                                --sreg is set to "0000" when RESET_n is active/0
              elsif ((rising_edge(CLK)) AND (CLK_EN ='1')) then
                                                                                --during rising edge of clock and when clock is enabled, shifting of bits can happen
    Ė
                 if (LEFTO_RIGHT1 = '1')then
    sreg (3 downto 0) <= '1' & sreg (3 downto 1); --right shift of bits</pre>
34
35
    36
37
38
                  elsif (LEFT0_RIGHT1 = '0')then
    sreg (3 downto 0) <= sreg (2 downto 0) & '0'; --left shift of bits</pre>
39
40
41
                 end if;
42
              end if;
43
       end process:
45
46
47
      REG_BITS <= sreg;</pre>
       end one;
48
49
```

#### U D Bin Counter8bit.vhd

```
🔳 TOTHE 🖾 💙 LOGICALSTEP_LAD4_TOP.VITO 🖾 🤝 COHIPA4.VITO 🖾 🤝 COHIPA 1.VITO 🖾 🔻 O_D_DHI_COUNTERODILVITO 🐷 🤍 DIUH_SHIRL TER.VITO 🐷
 ■ | 66 (7 ) ## ## | N N 10 N N | 267 =
      -- Author : Group 5, Shunethra Senthilkumar, Lucy Han
     library ieee;
use ieee std_logic_1164.all;
     use ieee.numeric_std.all;
     --U_D_Bin_Counter8bit is the Up/Down Binary counter which increments/decrements the current X/Y positions
    ⊟entity U_D_Bin_Counter8bit is
 9
         port
10
    : in std_logic := '0';
11
             CLK
12
             RESET_n
13
             CLK_EN
14
             UP1 DOWN0
                                    : out std_logic_vector (3 downto 0)
15
             COUNTER_BITS
16
17
18
     end entity;
19
    □architecture one of U_D_Bin_Counter8bit is
21
22
23
24
25
                                : UNSIGNED(3 downto 0); --4 bit signal which is incremented/decremented
     signal ud_bincounter
    ⊟begin
26
27
28
29
    □process (CLK, RESET_n) is
         begin
if (RESET_n = '0') then
30
                ud_bincounter <= "0000";
31
    32
33
             elsif (rising_edge(CLK)) then
                                                --during rising edge of clock, counter can function
34
35
36
37
                --both increment/decrement are enabled when CLK_EN clock signal is active if ((UP1_DOWN0 = '1') AND (CLK_EN ='1'))then
                   ud_bincounter <=(ud_bincounter+1); --functions as an upcounter
38
                elsif ((UP1_DOWN0 = '0') AND (CLK_EN = '1'))then
39
                   ud_bincounter <=(ud_bincounter-1); --functions a down counter
40
41
                end if;
42
             end if;
44
45
      end process;
46
      COUNTER_BITS <= std_logic_vector(ud_bincounter);
47
48
      end;
49
```

## State Machine VHDL design files:

There are three state machines used in our design. We used two Mealy state machines and one Moore state machine.

#### Mealy XY.vhd


```
Compx1.vhd 🖸 🌼 U D Bin Counter8bit.vhd 🖸 🔷 Bidir shift reg.vhd 🖸 🔷 Mealy XY.vhd 🖸 🔷 Moore Extender.vhd 🖸
Compx4.vhd
-- Author : Group 5, Shunethra Senthilkumar, Lucy Han
     library ieee;
     use ieee.std_logic_1164.all;
     use ieee.numeric_std.all;
     --Mealy_XY is the Mealy State Machine used to achieve X or Y motion of the RAC
    □Entity Mealy_XY IS Port
   ⊟(
      `clk_input, rst_n
                                                 : IN std_logic;
                                                                                   --clock and reset signals
10
                                                 : IN std_logic_vector(2 downto 2); --pb(2)
      x_eq, x_lt, x_gt
y_eq, y_lt, y_gt
clk_en_x, clk_en_y
11
                                                 : IN std_logic;
12
13
                                                 : IN std_logic;
                                                 : OUT std_logic;
14
15
                                                 : OUT std_logic;
      up_down_y, up_down_x
                                                 : OUT std_logic;
                                                                          --extender enable signal
       extender_en
16
17
18
19
20
      extender_out
                                                 : in std_logic;
: OUT std_logic
                                                                          --extender out signal
      error_led
                                                                          --1 bit output signal used to output to leds(1)
     - );
END ENTITY:
21
22
23
24
25
26
27
28
29
30
31
    ⊟Architecture SM of Mealy_XY is
      TYPE STATE_NAMES IS (move, on_target, start, error); -- state machine uses 4 states:move, on_target, start, error
                                                                -- signals of type STATE_NAMES
      SIGNAL current_state, next_state : STATE_NAMES;

□ BEGIN

32
33
34
35
36
37
38
      -- REGISTER_LOGIC PROCESS:
39
    BRegister_Section: PROCESS (clk_input, rst_n) -- this process synchronizes the activity to a clock
40
41
42
    BEGIN
                                                     --create's sequential logic to store the state. The rst_n is used to asynchronously clear the register
        IF (rst_n = '0') THEN
            current_state <= start;
43
        ELSIF(rising_edge(clk_input)) THEN
44
45
46
47
48
49
            current_state <= next_State;</pre>
                                                    -- on the rising edge of clock the current state is updated with next state
         END IF;
     END PROCESS:
```

```
□ 🔭 🗔 ⊬ 🗅 🗈 🤼 C | LogicalStep_Lab4_top 🔻 🗸 🗳 🌣 🚳 🕨 🚩 💃 😜 😂 👗 🦫 🤽
 The Home American Ame
 图 66 7 課課 内叶鱼 0 🛣 🛂 855 🖃
             END PROCESS;
  48
  49
50
51
               -- TRANSITION LOGIC PROCESS
 52
53
54
55
56
57
58
59
60
61
62
63
64
           Transition_Section: PROCESS (pb(2), x_eq, y_eq, current_state, extender_out)
             BEGIN
                          CASE current_state IS
                                     --starting state
                                   WHEN start =>
IF((x_eq = '1') AND (y_eq = '1') AND (pb(2) = '1')) THEN
                                                                                                                                                                                           --when both X and Y current are in target location and pb(2) is pressed
                                         next_state <= on_target;
ELSIF (pb(2) = '1') THEN
                                                                                                                                                                                           --if X and Y are not on target, then go to move state
                                                next_state <= move;</pre>
                                                next_state <= start;</pre>
                                                                                                                                                                                           -- stay at start
                                         END IF;
  65
66
67
                                   -- state where X moves, Y moves or both X and Y move
                                   WHEN move =>
  68
  69
                                          IF((x_eq = '1') AND (y_eq = '1')) THEN
                                                                                                                                                                                           --when both X and Y current have reached target location
                                         next_state <= on_target;
ELSIF (extender_out='1') THEN
  70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
                                                                                                                                                                                           -- RAC cannot move when extender_out is enabled, it is an error
                                                 next_state <= error;
                                         ELSE
                                                                                                                                                                                           --stay at move
                                                next_state <= move;</pre>
                                         END IF;
                                    --state where X and Y current have reached Target X and Y coordinates
                                   WHEN on_target =>
                                          IF ((extender_out = '1') AND ((x_eq = '0') OR (y_eq = '0')) AND (pb(2) = '1')) THEN
                                                                                                                                                                                                                                                         --when extender out enabled and motion button is pressed, it is an error
                                         next_state <= error;
ELSIF (pb(2) = '1') THEN
                                                 next_state <= move;
                                                next_state <= on_target;</pre>
                                         END IF;
  87
88
 89
90
91 □
92 □
93 |-
94 □
                                    --state reached when there is a system fault/error condition
                                    WHEN error =>
                                          IF (extender_out = '0') THEN
    IF ((x_eq = '1') AND (y_eq = '1')) THEN
        next_state <= on_target;</pre>
                                                                                                                                                                                           --when extender_out is disabled, error is removed
                                                                                                                                                                                           --when X and Y current both at target, then move to on_target
                                                 ELSE
```

In 10 Cal 12 VHDI Elle



### Moore Extender.vhd

```
◆ Compx4.vhd ☑ ◆ Compx1.vhd ☑ ◆ U D Bin Counter8bit.vhd ☑ ◆ Bidir shift reg.vhd ☑ ◆ Mealy XY.vhd ☑
                                                                                                                                                Moore_Extender.vhd
                                                                                                                                                                        Mealy_Grappl
🊹 Home 🗵
             LogicalStep_Lab4_top.vhd
-- Author : Group 5, Shunethra Senthilkumar, Lucy Han
     library IEEE;
     use IEÉE.std_logic_1164.all;
     use IEEE.numeric_std.all;
     --Moore_Extender is the Moore State Machine used to enable the extender to extract/retract when RAC is not in motion
    □ENTITY Moore_Extender IS PORT (
                                                             --clock signal
                                  : in std_logic; --reset signal
: in std_logic_vector(1 downto 1); --pb(1)
: in std_logic;
                RESET_n
10
                pb
                EXT_ENBL
11
12
                EXT_OUT
                                   : out std_logic;
13
                c1k_en
                                    out std_logic;
14
15
16
17
                 left_right
                                   : out std_logic;
: out std_logic;
                                                                      --signal that enables grappler
                ExtenderPosition: in std_logic_vector(3 downto 0) --shows the extender position in extending or retracted positions
18
     END ENTITY;
19
20
21
22
23
24
25
26
27
28
29
30
    □ARCHITECTURE SM OF Moore_Extender IS
         list all the STATES
         TYPE STATES IS (start, fully_extended, retracting, extending); --state machine uses 4 states:start, fully_extended, retracting, extending
         SIGNAL current_state, next_state
                                                   : STATES;
                                                                     -- current_state, next_state signals are of type STATES
    ⊟BEGIN
      -- STATE MACHINE: MOORE Type
       -- REGISTER_LOGIC PROCESS:
31
    EREGISTER_SECTION: PROCESS(CLK, RESET_n) -- creates sequential logic to store the state. The RESET_n is used to asynchronously clear the register
32
33
34
35
36
37
38
            IF (RESET_n = '0') THEN
                  current_state <= start;
            ELSIF (rising_edge(CLK)) then
                  current_state <= next_state; -- on the rising edge of clock the current state is updated with next state
39
40
         END PROCESS;
41
42
       - TRANSITION LOGIC PROCESS
43
44
45
46
47
48
49
       TRANSITION_LOGIC: PROCESS(EXT_ENBL, pb, current_state, ExtenderPosition) -- logic to determine next state.
         BEGIN
CASE current_state IS
                --starting state
                WHEN start =>
IF ((EXT_ENBL = '1') AND (pb(1) = '1')) THEN
                                                                                --only go to extending when pb(1) is pressed and extender enable signal is active
   Ė
```

```
🏠 Home 🗵
图 | 66 ♂ | 課 課 | 内 所 作 | 0 및 | 27 | 総 票
   TRANSITION_LOGIC: PROCESS(EXT_ENBL, pb, current_state, ExtenderPosition) -- logic to determine next state.
BEGIN
          CASE current_state IS
              --starting state
               WHEN start =>
                IF ((EXT_ENBL = '1') AND (pb(1) = '1')) THEN
                                                                     --only go to extending when pb(1) is pressed and extender enable signal is active
                   next_state <= extending;
    next_state <= start;</pre>
                 END IF:
              --state where the extender begins its extending process
             WHEN extending =>

IF ((ExtenderPosition = "1111") AND (EXT_ENBL = '1')) THEN --only exit extending state when all corresponding leds(extender position) are on 1111
                   next_state <= fully_extended;</pre>
                   next_state <= extending;</pre>
                 END IF:
              --state reached when extended has full extanded or 1111
              WHEN fully_extended =>
                IF((pb(1) = '1') AND (EXT_ENBL = '1'))THEN
    next_state <= retracting;</pre>
                                                                     --when push button pb(1) is pressed, go to retracting state
    next_state <= fully_extended;</pre>
                END IF:
              --state reached when extender starts retracting from fully extended position
              WHEN retracting =>
                 IF((ExtenderPosition = "0000") AND (EXT_ENBL = '1')) THEN --only exit retracting state when all corresponding leds(extender position) are off
                   next_state <= start;</pre>
    next_state <= retracting;
                END IF;
           END CASE;
 80
      END PROCESS;
81
82
83
84
85
86
       -- DECODER SECTION PROCESS (Moore)
      MOORE_DECODER: PROCESS(current_state)
                                                  -- Output of Moore state machine depends only on the current state
        BEGIN
          CASE current_state IS
 87
88
             WHEN start =>
                                                  -- set all outputs to 0 in start state
              EXT_OUT <= '0';
clk_en <= '0';
89
90
               GRAP_ENBL <= '0';
91
92
```

```
🁚 Home 🔲 🔷 LogicalStep Lab4 top.vhd 🖸 🔷 Compx4.vhd 🖸 🔷 Compx1.vhd 🖸 🔷 Compx1.vhd 🖸 🔷 Mealy G
 🗐 | 🐽 💦 | 🏗 🕼 | 🖪 🐒 | 0 🖫 | 💋 | 257 📃
                 --state reached when extender starts retracting from fully extended position
 71
72
73
74
75
76
77
78
79
                 WHEN retracting =>
                    IF((ExtenderPosition = "0000") AND (EXT_ENBL = '1')) THEN --only exit retracting state when all corresponding leds(extender position) are off
     Ė
                       next_state <= start;</pre>
                    ELSE
                       next_state <= retracting;</pre>
                    END IF:
             END CASE:
 80
        END PROCESS;
 81
        -- DECODER SECTION PROCESS (Moore)
 82
83
84
85
86
     -- Output of Moore state machine depends only on the current state
          BEGIN
            CASE current_state IS
 87
                WHEN start =>
                                                            -- set all outputs to 0 in start state
                 EXT_OUT <= '0';
clk_en <= '0';
 88
89
                  GRAP_ENBL <= '0';
 90
 91
 92
                WHEN extending =>
IF(pb(1) ='0') THEN
clk_en <= '1';
left_right <= '1';
EXT_OUT <= '1';
 93
94
95
                                                            --when in extending state, clock should be enabled for the shift register and the bits should shift right
                                                            --extender starts extending only after after pb(1) is pressed and released
 96
97
                  GRAP_ENBL <= '0';
 98
99
100
                 END IF;
101
                 WHEN fully_extended =>
                                                            --clock should be disabled, and extender out and grappler are enabled for grappler's operations to begin
102
                    clk_en <= '0';
EXT_OUT <= '1':
103
104
                    GRAP_ENBL <= '1';
105
                                                            --when in retracting state, clock should be enabled for the shift register and the bits should shift left
106
                WHEN retracting =>
               WHEN Tetracting =>
IF(pb(1) = '0') THEN
    clk_en <= '1';
    left_right <= '0';
    EXT_OUT <= '1';
</pre>
107
                                                            --extender starts retracting only after after pb(1) is pressed and released
     108
109
110
                  GRAP_ENBL <= '0':
111
112
113
                 END IF;
114
             END CASE;
115
116
        END PROCESS;
117
      LEND SM;
118
119
<
```

## Mealy\_Grappler.vhd

```
: 🔲 🚾 🖃 🗗 🛄 📘 📝 🗸 [:] LogicalStep_Lab4_top 💮 📲 💆 🗸 🗸 🐷 💌 💌
                                      Ompx4.vhd Compx1.vhd
 U_D_Bin_Counter8bit.vhd 🖸 💠 Bidir_shift_reg.vhd 🖸 💠 Mealy_XY.vhd 🖸 💠 Moore_Extender.vhd 🖸
 -- Author : Group 5, Shunethra Senthilkumar, Lucy Han
     library IEEE;
     use IEÉE.std_logic_1164.all;
     use IEEE.numeric_std.all;
     --Mealy_Grappler is the Mealy State Machine used to enable grappler operation when extender is fully extended
 6
    ■ENTITY Mealy_Grappler IS PORT (
                               --clock signal
               RESET_n
                                                         --reset signal
10
               GRAP_ENBL
                                                        --grappler enable
11
                                                         --grappler on
12
               GRAP_ON
                               : out std_logic
13
14
               );
     END ENTITY;
15
    EARCHITECTURE SM OF Mealy_Grappler IS
16
18
19
      -- list all the STATES
        TYPE STATES IS (INIT, GRAP_OPEN, GRAP_CLOSED);
                                                               -- state machine uses 3 states:INIT, GRAP_OPEN, GRAP_CLOSED
20
21
22
        SIGNAL current_state, next_state
                                              : STATES;
                                                        -- current_state, next_state signals are of type STATES
23
    ⊟BEGIN
24
25
26
27
     -- STATE MACHINE: Mealy Type
28
      -- REGISTER_LOGIC PROCESS:
29
30
    | REGISTER_SECTION: PROCESS(CLK, RESET_n) -- creates sequential logic to store the state. The RESET_n is used to asynchronously clear the register
31
           IF (RESET_n = '0') THEN
32
33
                current_state <= INIT;</pre>
           ELSIF (rising_edge(CLK)) then
    Ė
34
                current_state <= next_state; -- on the rising edge of clock the current state is updated with next state
35
36
        END PROCESS;
37
38
39
      - TRANSITION LOGIC PROCESS
40
   <u></u>
      TRANSITION_LOGIC: PROCESS(GRAP_ENBL, pb(0), current_state)
                                                                 -- logic to determine next state.
41
        BEGIN
42
   ≐
          CASE current state IS
43
44
45
46
47
48
              --starting state
               WHEN INIT =>
    IF ((GRAP\_ENBL='1') AND (pb(0) = '1')) THEN
                                                                  --reaches GRAP_OPEN only when grappler enable is active and push button is pressed
    上
                    next_state <= GRAP_OPEN;
                    next_state <= INIT;</pre>
49
                 END IF:
```

```
🕒 🗋 🔭 🕞 | 👉 🖺 🜓 🤊 🖒 | 🦫 😓 | 🍪 👗 🦫 🗯 🥊
                                 OpicalStep_Lab4_top.vhd
                                                                                              Ompx4.vhd
                                                                                                                                     Compx1.vhd
                                                                                                                                                                            O U D Bin Counter8bit.vhd
                                                                                                                                                                                                                                        Bidir shift reg.vhd
                                                                                                                                                                                                                                                                                         Mealy_XY.vhd
                                                                                                                                                                                                                                                                                                                                  Moore Extender.vhd


    Home 
    ■

  □ | 66 (7 | 12 (20 | 12 m) | 10 (10 m) | 12 m
         ELSE
48
                                                 next_state <= INIT;</pre>
49
                                          END IF;
50
51
                                   --state entered when grappler needs to be open
52
53
54
55
                                WHEN GRAP_OPEN =>
                                          IF ((GRAP\_ENBL='1') AND (pb(0) = '1')) THEN
                                                                                                                                                                --reaches GRAP_CLOSED only when grappler enable is active and push button is pressed
                                                 next_state <= GRAP_CLOSED;</pre>
          Ė
56
57
                                                 next_state <= GRAP_OPEN;</pre>
                                          END IF;
58
59
                                   --state entered when grappler needs to be closed
60
                                   WHEN GRAP_CLOSED =>
                                          IF ((GRAP\_ENBL='1') AND (pb(0) = '1')) THEN
61
                                                                                                                                                                --reaches GRAP_OPEN only when grappler enable is active and push button is pressed
                                                 next_state <= GRAP_OPEN;
62
63
          Ė
64
                                                 next_state <= GRAP_CLOSED;</pre>
65
                                          END IF;
66
67
                                     WHEN OTHERS =>
                                                                                                                                                              --else go back to starting state INIT
68
                                                 next_state <= INIT;</pre>
69
70
71
72
                            END CASE;
               END PROCESS;
73
74
75
76
77
78
79
               -- DECODER SECTION PROCESS (Mealy)
          Ė
               Mealy_DECODER: PROCESS(current_state, pb(0))
                                                                                                                                             -- outputs of mealy state machine depend on both current state and circuit inputs
                    BEGIN
                    IF (current_state = INIT) THEN
     GRAP_ON <= '0';</pre>
          -- grappler on is set to 0 initially
80
81
                    ELSIF (current_state = GRAP_OPEN) THEN
          Ė
82
         IF(pb(0) = '0') THEN
                                                                                                                                              -- grappler opens only after pb(0) is pressed and released
83
                                                 GRAP_ON <= '1';
                                                                                                                                              -- grappler opens
84
                                   END IF;
85
                      ELSIF (current_state = GRAP_CLOSED) THEN
    IF(pb(0) = '0') THEN
        GRAP_ON <= '0';</pre>
86
         87
                                                                                                                                              --grappler closes only after pb(0) is pressed and released
88
                                                                                                                                             --grappler closes
89
                                   END IF;
90
91
                    END IF;
92
               END PROCESS;
93
94
           LEND SM;
95
<
```


## **State Diagram for State Machine**

There are three state machines used in our design. We used two mealy state machines and one moore state machine.

## X/Y Transport State diagram (Mealy Type)




## Extender State Diagram (Moore type):




Source State	Destination State	Condition
1 extending	extending	$(lExtenderPosition[0]) + (ExtenderPosition[0]).\\ (lExtenderPosition[0]).\\ (ExtenderPosition[0]).\\ (E$
2 extending f	fully_extended	(EXT_ENBL).(ExtenderPosition[0]).(ExtenderPosition[1]).(ExtenderPosition[2]).(ExtenderPosition[3])
3 fully_extended f	fully_extended	(!pb[1]) + (pb[1]),(!EXT_ENBL)
4 fully_extended r	retracting	(EXT_ENBL).(pb[1])
5 retracting	start	(!ExtenderPosition[0]).(!ExtenderPosition[1]).(!ExtenderPosition[2]).(!ExtenderPosition[3]).(EXT_ENBL)
6 retracting	retracting	$(lExtenderPosition[0]).\\ (lExtenderPosition[1]).\\ (lExtenderPosition[2]).\\ (lExtenderPosition[2]).\\ (lExtenderPosition[0]).\\ (lExtenderPosition[0]).\\ (lExtenderPosition[1]).\\ (lExtenderPosition[2]).\\ (lextenderPosition[0]).\\ (lextenderPosition[$
7 start	extending	(EXT_ENBL).(pb[1])
8 start s	start	(!EXT_ENBL) + (EXT_ENBL).(!pb[1])
<		· · · · · · · · · · · · · · · · · · ·


## **Grappler State Diagram (Mealy type):**




#### **RAC BLOCK DIAGRAM**




### X/Y TRANSPORT OPERATIONS



### **EXTENDER OPERATIONS**



### **GRAPPLER OPERATIONS**



## ALL REGISTERS ARE RESET WHEN rst n is Active

