

Lab 4 Report

ECE 124

Group 5, Session 203

Authors/Team members: Shunethra Senthilkumar, Lucy Han

VHDL DESIGN

LogicalStep_Lab4_top.vhd

```
1  -- Author : Group 5, Shunethra Senthikumar, Lucy Han
2  LIBRARY ieee;
3  USE ieee.std_logic_1164.ALL;
4  USE ieee.numeric_std.ALL;
5
6  ENTITY LogicalStep_Lab4_top IS
7  PORT
8  (
9    Clk      : in std_logic;          --clock input signal and main clock signal driven by clock simulator
10   rst_n    : in std_logic;          --used to reset all registers when rst_n=0
11   pb       : in std_logic_vector(3 downto 0); --push buttons used for data input selection/operation control
12   sw       : in std_logic_vector(7 downto 0); --The switch inputs used for data inputs
13   leds     : out std_logic_vector(15 downto 0) --leds for output
14 );
15 END LogicalStep_Lab4_top;
16
17 ARCHITECTURE Circuit OF LogicalStep_Lab4_top IS
18
19   -- Project Components Used
20   -----
21
22   --Component Comp4 compares the Current X/Y Positon and the Target X/Y position
23   component Comp4
24   port
25   (
26     CurrentPosA, TargetPosB      : in std_logic_vector(3 downto 0);  --MuxTemp and CurrentTemp are the 4-bit inputs that need to be compared
27     fourALTB,fourAEQB,fourAGTB   : out std_logic                    --comparator outputs values for MuxTemp < CurrentTemp, MuxTemp = CurrentTemp, MuxTemp > CurrentTemp
28   );
29 end component;
30
31
32
33   --Component Bidir_shift_reg is a bidirectional shift regisiter that left shifts/right shifts bits for extender extending and retracting sequence
34   component Bidir_shift_reg port (
35     CLK      : in std_logic := '0';
36     RESET_n  : in std_logic := '0';
37     CLK_EN   : in std_logic := '0';
38     LEFT0_RIGHT1 : in std_logic := '0';
39     REG_BITS  : out std_logic_vector (3 downto 0)
40   );
41 end component;
42
43   --Component Mealy_XY is the Mealy State Machine used to achieve X or Y motion of the RAC
44   component Mealy_XY port (
45     clk_input, rst_n      : IN std_logic;
46     pb                    : IN std_logic_vector(2 downto 2);
47     x_eq, x_lt, x_gt      : IN std_logic;
48     y_eq, y_lt, y_gt      : IN std_logic;
49
```

```

45
46     clk_input, rst_n                : IN std_logic;
47     pb                              : IN std_logic_vector(2 downto 2);
48     x_eq, x_lt, x_gt                : IN std_logic;
49     y_eq, y_lt, y_gt                : IN std_logic;
50     clk_en_x, clk_en_y              : OUT std_logic;
51     up_down_y, up_down_x            : OUT std_logic;
52     extender_en                      : OUT std_logic;
53     extender_out                     : in std_logic;
54     error_led                        : out std_logic
55 );
56 end component;
57
58 --Component Moore_Extender is the Moore State Machine used to enable the extender to extract/retract when RAC is not in motion
59 component Moore_Extender port (
60
61     CLK                : in  std_logic;
62     RESET_n            : in  std_logic;
63     pb                  : in  std_logic_vector(1 downto 1);
64     EXT_ENBL            : in  std_logic;
65     EXT_OUT             : out std_logic;
66     clk_en              : out std_logic;
67     left_right          : out std_logic;
68     GRAP_ENBL           : out std_logic;
69     ExtenderPosition    : in  std_logic_vector(3 downto 0)
70 );
71 end component;
72
73 --Component Mealy_Grapppler is the Mealy State Machine used to enable grapppler operation when extender is fully extended
74 component Mealy_Grapppler port (
75
76     CLK                : in  std_logic := '0';
77     RESET_n            : in  std_logic := '0';
78     pb                  : in  std_logic_vector(0 downto 0);
79     GRAP_ENBL           : in  std_logic := '0';
80     GRAP_ON             : out std_logic
81 );
82 end component;
83
84 --Component U_D_Bin_Counter8bit is the Up/Down Binary Counter which increments/decrements the current X/Y positions
85 component U_D_Bin_Counter8bit port (
86
87     CLK                : in  std_logic := '0';
88     RESET_n            : in  std_logic := '0';
89     CLK_EN              : in  std_logic := '0';
90     UP1_DOWN0           : in  std_logic := '0';
91     COUNTER_BITS        : out std_logic_vector (3 downto 0)
92 );
93 end component;

```

```

80 GRAP_ON : out std_logic
81 );
82 end component;
83
84 --Component U_D_Bin_Counter8bit is the Up/Down Binary counter which increments/decrements the current X/Y positions
85 component U_D_Bin_Counter8bit port (
86     CLK : in std_logic := '0';
87     RESET_n : in std_logic := '0';
88     CLK_EN : in std_logic := '0';
89     UPI_DOWN0 : in std_logic := '0';
90     COUNTER_BITS : out std_logic_vector (3 downto 0)
91 );
92 end component;
93
94 -- signals used
95
96
97 signal X_target,Y_target : std_logic_vector(3 downto 0); -- four bit X-Target and Y-Target coordinate input signals
98 signal X_Current,Y_Current : std_logic_vector (3 downto 0); -- four bit X-Current and Y-Current position coordiantes
99 signal motion : std_logic_vector(2 downto 2); -- push button to capture X/Y and enable motion to X/Y target
100 signal extender : std_logic_vector(1 downto 1); -- push button to enable extender extending/retracting operation
101 signal grapppler : std_logic_vector(0 downto 0); -- push button for grapppler toggle(to open and close grapppler)
102 signal x_lt,x_eq,x_gt,y_lt,y_eq,y_gt : std_logic; -- signals for outputs from the X and Y comparators for Current<Target, Current=Target and Current>Target
103 signal CLK_EN,CLK_EN_X,CLK_EN_Y : std_logic; -- clock enable signals for shift register, X counter and Y counter
104 signal UPI_DOWN0_X,UPI_DOWN0_Y:std_logic; -- signals for X and Y counters to enable increment/decrement current positions
105 signal LEFT0_RIGHT1 :std_logic; -- signals for shift register which enable to shift left/right accordingly
106 signal extenderEnable,extenderOut:std_logic; -- Enables/disables Extender and extenderOut status flags
107 signal GRAP_ENBL :std_logic; -- Enables/disables Grapppler Enable status flag
108 signal ExtenderPosition :std_logic_vector(3 downto 0); -- To display the extender position
109
110 -- Here the circuit begins
111 BEGIN
112 --
113
114 X_target <= sw(7 downto 4);
115 Y_target <= sw(3 downto 0);
116 motion <= pb(2 downto 2);
117 extender <= pb(1 downto 1);
118 grapppler <= pb(0 downto 0);
119
120
121 -- component instances below with the interconnection required ---
122
123
124 --Counterinst_X is the instance for component U_D_Bin_Counter8bit which increments/decrements the current X position
125 Counterinst_X: U_D_Bin_Counter8bit port map(Clk,rst_n,CLK_EN_X,UPI_DOWN0_X,X_Current);
126
127 --Counterinst_Y is the instance for component U_D_Bin_Counter8bit which increments/decrements the current Y position
128

```

```

107 signal GRAP_ENBL          :std_logic;          -- Enables/disables Grappler Enable status flag
108 signal ExtenderPosition   :std_logic_vector(3 downto 0); -- To display the extender position
109
110 -- Here the circuit begins
111
112 BEGIN
113 --
114 X_target <= sw(7 downto 4);
115 Y_target <= sw(3 downto 0);
116 motion   <= pb(2 downto 2);
117 extender <= pb(1 downto 1);
118 grappler <= pb(0 downto 0);
119
120
121 -----
122 -- component instances below with the interconnection required ---
123 -----
124
125 --Counterinst_X is the instance for component U_D_Bin_Counter8bit which increments/decrements the current X position
126 Counterinst_X: U_D_Bin_Counter8bit port map(Clk,rst_n,CLK_EN_X,UP1_DOWN0_X,X_Current);
127
128 --Counterinst_Y is the instance for component U_D_Bin_Counter8bit which increments/decrements the current Y position
129 Counterinst_Y: U_D_Bin_Counter8bit port map(Clk,rst_n,CLK_EN_Y,UP1_DOWN0_Y,Y_Current);
130
131 --compinst_X is the instance for component Comp4 which compares the Current X Positon(X_Current) with the Target X position(X_target)
132 compinst_X:Comp4 port map(X_Current,X_target,x_lt, x_eq, x_gt);
133
134 --compinst_Y is the instance for component Comp4 which compares the Current Y Positon(Y_Current) with the Target Y position(Y_target)
135 compinst_Y:Comp4 port map(Y_Current,Y_target,y_lt, y_eq, y_gt);
136
137 --mealyinst is the instance for component Mealy_XY which uses a Mealy State Machine to achieve X or Y motion of the RAC
138 mealyinst:Mealy_XY port map(Clk,rst_n,motion,x_eq, x_lt, x_gt,y_eq, y_lt, y_gt,CLK_EN_X,CLK_EN_Y,UP1_DOWN0_Y,UP1_DOWN0_X,extenderEnable,extenderOut,leds(0));
139
140 --Registerinst1 is the instance for component Bidir_shift_reg that uses bidirectional shift regsiter to left shift/right shift bits for extender extending and retracting sequence
141 Registerinst1: Bidir_shift_reg port map(Clk,rst_n,CLK_EN,LEFT0_RIGHT1,ExtenderPosition);
142
143 --mooreinst is the instance for component Moore_Extender which uses a Moore State Machine to enable the extender to extract/retract when RAC is not in motion
144 mooreinst:Moore_Extender port map(Clk,rst_n,extender,extenderEnable,extenderOut,CLK_EN,LEFT0_RIGHT1,GRAP_ENBL,ExtenderPosition);
145
146 --mealy2inst is the instance for component Mealy_Grappler which uses a Mealy State Machine to enable grappler operation when extender is fully extended
147 mealy2inst:Mealy_Grappler port map(Clk,rst_n,grappler,GRAP_ENBL,leds(3));
148
149 --led outputs
150 leds(15 downto 12) <= X_Current;
151 leds(11 downto 8)  <= Y_Current;
152 leds(7 downto 4)   <= ExtenderPosition;
153
154 END Circuit;
155

```

Compx4.vhd

```
1  -- Author : Group 5, Shunethra Senthilkumar, Lucy Han
2  library ieee;
3  use ieee.std_logic_1164.all;
4  use ieee.numeric_std.all;
5
6  --Compx4 compares the Current X/Y Positon and the Target X/Y position
7  entity Compx4 is
8
9      port
10     (
11         CurrentPosA, TargetPosB      : in std_logic_vector(3 downto 0);
12         fourALTB, fourAEQB, fourAGTB : out std_logic
13     );
14 end entity;
15
16 architecture fourbitcomparator of Compx4 is
17
18     --component Compx1 is a single bit magnitude comparator used to compare single bit inputs for A(MuxTemp) and B(CurrentTemp)
19     component Compx1
20     port
21     (
22         A,B
23         AGTB,AEQB,ALTB      : in std_logic;
24                             : out std_logic
25     );
26 end component;
27
28 -- signals used
29 signal AGTB,AEQB,ALTB      : std_logic_vector(3 downto 0);
30
31 -- AGTB is A greater than B
32 -- AEQB is A equal to B
33 -- ALTB is A lesser than B
34
35 begin
36
37     -- 4 instances of Compx1 to compare individual/single bit inputs of Current X/Y Positon and the Target X/Y position(bit by bit comparison)
38     bit3: Compx1 port map (CurrentPosA(3),TargetPosB(3),AGTB(3),AEQB(3),ALTB(3));
39     bit2: Compx1 port map (CurrentPosA(2),TargetPosB(2),AGTB(2),AEQB(2),ALTB(2));
40     bit1: Compx1 port map (CurrentPosA(1),TargetPosB(1),AGTB(1),AEQB(1),ALTB(1));
41     bit0: Compx1 port map (CurrentPosA(0),TargetPosB(0),AGTB(0),AEQB(0),ALTB(0));
42
43     --Value of Current X/Y Positon lesser than Target X/Y position
44     fourALTB <= (ALTB(3)) OR (AEQB(3) AND ALTB(2)) OR (AEQB(3) AND AEQB(2) AND ALTB(1)) OR (AEQB(3) AND AEQB(2) AND AEQB(1) AND ALTB(0));
45
46     --Value of Current X/Y Positon equal to Target X/Y position
47
48
49
```

```

7 entity Comp4 is
8
9     port
10     (
11         CurrentPosA, TargetPosB      : in std_logic_vector(3 downto 0);
12         fourALTB,fourAEQB,fourAGTB   : out std_logic
13     );
14
15 end entity;
16
17 architecture fourbitcomparator of Comp4 is
18
19     --component Comp1 is a single bit magnitude comparator used to compare single bit inputs for A(MuxTemp) and B(CurrentTemp)
20     component Comp1
21     port
22     (
23         A,B                          : in std_logic;
24         AGTB,AEQB,ALTB              : out std_logic
25     );
26 end component;
27
28 -- signals used
29 signal AGTB,AEQB,ALTB : std_logic_vector(3 downto 0);
30
31
32
33 begin
34
35
36 -- 4 instances of Comp1 to compare individual/single bit inputs of Current X/Y Positon and the Target X/Y position(bit by bit comparison)
37 bit3: Comp1 port map (CurrentPosA(3),TargetPosB(3),AGTB(3),AEQB(3),ALTB(3));
38
39 bit2: Comp1 port map (CurrentPosA(2),TargetPosB(2),AGTB(2),AEQB(2),ALTB(2));
40
41 bit1: Comp1 port map (CurrentPosA(1),TargetPosB(1),AGTB(1),AEQB(1),ALTB(1));
42
43 bit0: Comp1 port map (CurrentPosA(0),TargetPosB(0),AGTB(0),AEQB(0),ALTB(0));
44
45
46 --Value of Current X/Y Positon lesser than Target X/Y position
47 fourALTB <= (ALTB(3)) OR (AEQB(3) AND ALTB(2)) OR (AEQB(3) AND AEQB(2) AND ALTB(1)) OR (AEQB(3) AND AEQB(2) AND AEQB(1) AND ALTB(0));
48
49 --Value of Current X/Y Positon equal to Target X/Y position
50 fourAEQB <= (AEQB(3) AND AEQB(2) AND AEQB(1) AND AEQB(0));
51
52 --Current X/Y Positon greater than Target X/Y position
53 fourAGTB <= (AGTB(3)) OR (AEQB(3) AND AGTB(2)) OR (AEQB(3) AND AEQB(2) AND AGTB(1)) OR (AEQB(3) AND AEQB(2) AND AEQB(1) AND AGTB(0));
54
55 end fourbitcomparator;

```

Comp1.vhd

```
1  -- Author : Group 5, Shunethra Senthilkumar, Lucy Han
2  library ieee;
3  use ieee.std_logic_1164.all;
4  use ieee.numeric_std.all;
5
6  --Comp1 is a single bit magnitude comparator used to compare single bit inputs for A(X/Y Current position) and B(X/YTarget Position)
7  entity Comp1 is
8  |
9  |   port
10 |   (
11 |       A,B                : in std_logic;      --single bit inputs A and B from 4-bit inputs
12 |       AGTB,AEQB,ALTB     : out std_logic      --single bit comparator output values for A>B, A=B, A<B
13 |   );
14 |
15 | end entity;
16 |
17 | architecture comparator of Comp1 is
18 | |
19 | |
20 | |
21 | | begin
22 | |
23 | |   --Value for A greater than B using AND and NOT gates
24 | |   AGTB <= A AND (NOT B);
25 | |
26 | |   --Value for A equal to B using XNOR gate
27 | |   AEQB <= A XNOR B;
28 | |
29 | |   --Value of A lesser than B using AND and NOT gates
30 | |   ALTB <= B AND (NOT A);
31 | |
32 | | end comparator;
```


Bidir_shift_reg.vhd

```
1  -- Author : Group 5, Shunethra Senthilkumar, Lucy Han
2  library ieee;
3  use ieee.std_logic_1164.all;
4  use ieee.numeric_std.all;
5
6  --Bidir_shift_reg is a bidirectional shift regisiter that left shifts/right shifts bits for extender extending and retracting sequence
7  entity Bidir_shift_reg is
8  |
9  |   port
10 |   |
11 |   |   CLK                : in std_logic := '0';
12 |   |   RESET_n           : in std_logic := '0';
13 |   |   CLK_EN            : in std_logic := '0';
14 |   |   LEFT0_RIGHT1      : in std_logic := '0';
15 |   |   REG_BITS          : out std_logic_vector (3 downto 0)
16 |   |   );
17 |
18 | end entity;
19
20 architecture one of Bidir_shift_reg is
21 |
22 |   signal sreg           : std_logic_vector (3 downto 0); --4 bit signal which is used to left/right shift the bits
23 |
24 | begin
25 |
26 | reg:process (CLK, RESET_n) is
27 |   begin
28 |     if (RESET_n = '0') then
29 |       sreg <= "0000"; --sreg is set to "0000" when RESET_n is active/0
30 |     elsif ((rising_edge(CLK)) AND (CLK_EN = '1')) then --during rising edge of clock and when clock is enabled, shifting of bits can happen
31 |
32 |       if (LEFT0_RIGHT1 = '1') then
33 |         sreg (3 downto 0) <= '1' & sreg (3 downto 1); --right shift of bits
34 |       elsif (LEFT0_RIGHT1 = '0') then
35 |         sreg (3 downto 0) <= sreg (2 downto 0) & '0'; --left shift of bits
36 |       end if;
37 |     end if;
38 |   end process;
39 |   REG_BITS <= sreg;
40 | end one;
41
42
43
44
45
46
47
48
49
```

U_D_Bin_Counter8bit.vhd

```
1  -- Author : Group 5, Shunethra Senthilkumar, Lucy Han
2  library ieee;
3  use ieee.std_logic_1164.all;
4  use ieee.numeric_std.all;
5
6  --U_D_Bin_Counter8bit is the Up/Down Binary counter which increments/decrements the current X/Y positions
7  entity U_D_Bin_Counter8bit is
8  |
9  |   port
10 |   (
11 |       CLK                : in std_logic := '0';
12 |       RESET_n             : in std_logic := '0';
13 |       CLK_EN              : in std_logic := '0';
14 |       UP1_DOWN0           : in std_logic := '0';
15 |       COUNTER_BITS        : out std_logic_vector (3 downto 0)
16 |   );
17 |
18 | end entity;
19 |
20 | architecture one of U_D_Bin_Counter8bit is
21 |
22 |   signal ud_bincounter    : UNSIGNED(3 downto 0);  --4 bit signal which is incremented/decremented
23 |
24 | begin
25 |
26 |   process (CLK, RESET_n) is
27 |   begin
28 |       if (RESET_n = '0') then
29 |           ud_bincounter <= "0000";
30 |       |
31 |       elsif (rising_edge(CLK)) then                --during rising edge of clock, counter can function
32 |           --both increment/decrement are enabled when CLK_EN clock signal is active
33 |           if ((UP1_DOWN0 = '1') AND (CLK_EN = '1')) then
34 |               ud_bincounter <=(ud_bincounter+1);  --functions as an upcounter
35 |           |
36 |           elsif ((UP1_DOWN0 = '0') AND (CLK_EN = '1')) then
37 |               ud_bincounter <=(ud_bincounter-1);  --functions a down counter
38 |           |
39 |           end if;
40 |       |
41 |       end if;
42 |   |
43 |   | end if;
44 |   |
45 |   end process;
46 |   COUNTER_BITS <= std_logic_vector(ud_bincounter);
47 |
48 | end;
49 |
```

State Machine VHDL design files:

There are three state machines used in our design. We used two Mealy state machines and one Moore state machine.

Mealy_XY.vhd

```
1  -- Author : Group 5, Shunethra Senthilkumar, Lucy Han
2  library ieee;
3  use ieee.std_logic_1164.all;
4  use ieee.numeric_std.all;
5
6  --Mealy_XY is the Mealy State Machine used to achieve X or Y motion of the RAC
7  Entity Mealy_XY IS Port
8  (
9      clk_input, rst_n          : IN std_logic;          --clock and reset signals
10     pb                        : IN std_logic_vector(2 downto 2); --pb(2)
11     x_eq, x_lt, x_gt          : IN std_logic;
12     y_eq, y_lt, y_gt          : IN std_logic;
13     clk_en_x, clk_en_y        : OUT std_logic;
14     up_down_y, up_down_x      : OUT std_logic;
15     extender_en               : OUT std_logic;          --extender enable signal
16     extender_out              : in std_logic;          --extender out signal
17     error_led                 : OUT std_logic;         --1 bit output signal used to output to leds(1)
18 );
19 END ENTITY;
20
21
22 Architecture SM of Mealy_XY is
23
24     TYPE STATE_NAMES IS (move, on_target, start, error); -- state machine uses 4 states:move, on_target, start, error
25
26
27     SIGNAL current_state, next_state : STATE_NAMES;      -- signals of type STATE_NAMES
28
29
30 BEGIN
31
32     -----
33     --State Machine:
34     -----
35
36     -- REGISTER_LOGIC PROCESS:
37
38     Register_Section: PROCESS (clk_input, rst_n) -- this process synchronizes the activity to a clock
39     BEGIN
40         --creates sequential logic to store the state. The rst_n is used to asynchronously clear the register
41         IF (rst_n = '0') THEN
42             current_state <= start;
43         ELSIF(rising_edge(clk_input)) THEN
44             current_state <= next_State;      -- on the rising edge of clock the current state is updated with next state
45         END IF;
46     END PROCESS;
47
48
49
```

```
LogicalStep_Lab4_top
LogicalStep_Lab4_top.vhd
Comp4.vhd
Comp1.vhd
U_D_Bin_Counter8bit.vhd
Bidir_shift_reg.vhd
Mealy_XY.vhd
Moore_Extender.vhd
Mealy_Grapppler.vhd

46 END PROCESS;
47
48
49 -- TRANSITION LOGIC PROCESS
50
51 Transition_Section: PROCESS (pb(2), x_eq, y_eq, current_state, extender_out)
52 BEGIN
53     CASE current_state IS
54     --starting state
55     WHEN start =>
56         IF((x_eq = '1') AND (y_eq = '1') AND (pb(2) = '1')) THEN --when both X and Y current are in target location and pb(2) is pressed
57             next_state <= on_target;
58         ELSIF (pb(2) = '1') THEN --if X and Y are not on target, then go to move state
59             next_state <= move;
60         ELSE
61             next_state <= start; -- stay at start
62         END IF;
63
64     -- state where X moves, Y moves or both X and Y move
65     WHEN move =>
66         IF((x_eq = '1') AND (y_eq = '1')) THEN --when both X and Y current have reached target location
67             next_state <= on_target;
68         ELSIF (extender_out='1') THEN --RAC cannot move when extender_out is enabled, it is an error
69             next_state <= error;
70         ELSE
71             next_state <= move; --stay at move
72         END IF;
73
74     --state where X and Y current have reached Target X and Y coordinates
75     WHEN on_target =>
76         IF ((extender_out = '1') AND ((x_eq = '0') OR (y_eq = '0')) AND (pb(2) = '1')) THEN --when extender out enabled and motion button is pressed, it is an error
77             next_state <= error;
78         ELSIF (pb(2) = '1') THEN
79             next_state <= move;
80         ELSE
81             next_state <= on_target;
82         END IF;
83
84     --state reached when there is a system fault/error condition
85     WHEN error =>
86         IF (extender_out = '0') THEN --when extender_out is disabled, error is removed
87             IF((x_eq = '1') AND (y_eq = '1')) THEN --when X and Y current both at target, then move to on_target
88                 next_state <= on_target;
89             ELSE
90
91
92
93
94
```

```
LogicalStep_Lab4_top
LogicalStep_Lab4_top.vhd x Comp4.vhd x Comp1.vhd x U_D_Bin_Counter8bit.vhd x Bidir_shift_reg.vhd x Mealy_XY.vhd x Moore_Extender.vhd x Mealy_Grapple
267
268
123
124 IF((x_eq = '1') AND (y_eq = '1')) THEN --when X and Y current are equal to X and Y target respectively
125     clk_en_x <= '0';
126     clk_en_y <= '0';
127     extender_en <= '1';
128 ELSIF ((x_eq = '0') AND (y_eq = '1')) THEN --when Xcurrent does not equal X target, but Ycurrent equals Ytarget
129     clk_en_y <= '0';
130     IF(x_lt = '1') THEN
131         up_down_x <= '1';
132     ELSIF(x_gt = '1') THEN
133         up_down_x <= '0';
134     END IF;
135 ELSIF ((y_eq = '0') AND (x_eq = '1')) THEN --when Xcurrent equals X target, but Ycurrent does not equal Ytarget
136     clk_en_x <= '0';
137     IF(y_lt = '1') THEN
138         up_down_y <= '1';
139     ELSIF(y_gt = '1') THEN
140         up_down_y <= '0';
141     END IF;
142 ELSIF((y_eq = '0') AND (x_eq = '0')) THEN --when both Xcurrent and Ycurrent do not equal Xtarget and Ytarget
143     IF(x_lt = '1') THEN
144         up_down_x <= '1';
145     ELSIF(x_gt = '1') THEN
146         up_down_x <= '0';
147     END IF;
148     IF(y_lt = '1') THEN
149         up_down_y <= '1';
150     ELSIF(y_gt = '1') THEN
151         up_down_y <= '0';
152     END IF;
153 END IF;
154 END IF;
155
156 ELSIF (current_state = on_target) THEN --the counter should not count, so counter clock signals are disabled
157     clk_en_x <= '0';
158     clk_en_y <= '0';
159     extender_en <= '1'; -- extender can be enabled as target position is reached
160     error_led <= '0';
161
162 ELSIF (current_state = error) THEN --error led is on, counter clock signals are disabled, extender_en is diabled
163     IF(pb(2) = '0') THEN
164         clk_en_x <= '0';
165         clk_en_y <= '0';
166         error_led <= '1';
167         extender_en <= '0';
168     END IF;
169 END IF;
170 END PROCESS;
171 END ARCHITECTURE SM;
```

Moore_Extender.vhd

```
Home LogicalStep_Lab4_top.vhd Compx4.vhd Compx1.vhd U_D_Bin_Counter8bit.vhd Bidir_shift_reg.vhd Mealy_XY.vhd Moore_Extender.vhd Mealy_Grappl

1  -- Author : Group 5, Shunethra Senthilkumar, Lucy Han
2  library IEEE;
3  use IEEE.std_logic_1164.all;
4  use IEEE.numeric_std.all;
5
6  --Moore_Extender is the Moore State Machine used to enable the extender to extract/retract when RAC is not in motion
7  ENTITY Moore_Extender IS PORT (
8      CLK                : in std_logic;      --clock signal
9      RESET_n            : in std_logic;      --reset signal
10     pb                 : in std_logic_vector(1 downto 1); --pb(1)
11     EXT_ENBL           : in std_logic;
12     EXT_OUT            : out std_logic;
13     clk_en             : out std_logic;
14     left_right         : out std_logic;
15     GRAP_ENBL          : out std_logic;      --signal that enables grappler
16     ExtenderPosition   : in std_logic_vector(3 downto 0) --shows the extender position in extending or retracted positions
17 );
18 END ENTITY;
19
20 ARCHITECTURE SM OF Moore_Extender IS
21
22     -- list all the STATES
23     TYPE STATES IS (start, fully_extended, retracting, extending); --state machine uses 4 states:start, fully_extended, retracting, extending
24
25     SIGNAL current_state, next_state : STATES; -- current_state, next_state signals are of type STATES
26
27 BEGIN
28
29     -- STATE MACHINE: MOORE Type
30
31     -- REGISTER LOGIC PROCESS:
32     REGISTER_SECTION: PROCESS(CLK, RESET_n) -- creates sequential logic to store the state. The RESET_n is used to asynchronously clear the register
33     BEGIN
34         IF (RESET_n = '0') THEN
35             current_state <= start;
36         ELSIF (rising_edge(CLK)) then
37             current_state <= next_state; -- on the rising edge of clock the current state is updated with next state
38         END IF;
39     END PROCESS;
40
41     -- TRANSITION LOGIC PROCESS
42
43     TRANSITION_LOGIC: PROCESS(EXT_ENBL, pb, current_state, ExtenderPosition) -- logic to determine next state.
44     BEGIN
45         CASE current_state IS
46             --starting state
47             WHEN start =>
48                 IF ((EXT_ENBL = '1') AND (pb(1) = '1')) THEN --only go to extending when pb(1) is pressed and extender enable signal is active
```

```

LogicalStep_Lab4_top
LogicalStep_Lab4_top.vhd
Comp4.vhd
Comp1.vhd
U_D_Bin_Counter8bit.vhd
Bidir_shift_reg.vhd
Mealy_XY.vhd
Moore_Extender.vhd
Mealy_Grappler.vhd

44 TRANSITION_LOGIC: PROCESS(EXT_ENBL, pb, current_state, ExtenderPosition) -- logic to determine next state.
45 BEGIN
46     CASE current_state IS
47     --starting state
48     WHEN start =>
49         IF ((EXT_ENBL = '1') AND (pb(1) = '1')) THEN --only go to extending when pb(1) is pressed and extender enable signal is active
50             next_state <= extending;
51         ELSE
52             next_state <= start;
53         END IF;
54
55     --state where the extender begins its extending process
56     WHEN extending =>
57         IF ((ExtenderPosition = "1111") AND (EXT_ENBL = '1')) THEN --only exit extending state when all corresponding leds(extender position) are on 1111
58             next_state <= fully_extended;
59         ELSE
60             next_state <= extending;
61         END IF;
62
63     --state reached when extended has full extended or 1111
64     WHEN fully_extended =>
65         IF((pb(1) = '1') AND (EXT_ENBL = '1')) THEN --when push button pb(1) is pressed, go to retracting state
66             next_state <= retracting;
67         ELSE
68             next_state <= fully_extended;
69         END IF;
70
71     --state reached when extender starts retracting from fully extended position
72     WHEN retracting =>
73         IF((ExtenderPosition = "0000") AND (EXT_ENBL = '1')) THEN --only exit retracting state when all corresponding leds(extender position) are off
74             next_state <= start;
75         ELSE
76             next_state <= retracting;
77         END IF;
78
79     END CASE;
80 END PROCESS;
81
82 -- DECODER SECTION PROCESS (Moore)
83 MOORE_DECODER: PROCESS(current_state) -- Output of Moore state machine depends only on the current state
84 BEGIN
85     CASE current_state IS
86
87     WHEN start => -- set all outputs to 0 in start state
88         EXT_OUT <= '0';
89         clk_en <= '0';
90         GRAP_ENBL <= '0';
91
92

```

```
Home LogicalStep_Lab4_top.vhd Comp4.vhd Comp1.vhd U_D_Bin_Counter8bit.vhd Bidir_shift_reg.vhd Mealy_XY.vhd Moore_Extender.vhd Mealy_G
71 --state reached when extender starts retracting from fully extended position
72 WHEN retracting =>
73     IF((ExtenderPosition = "0000") AND (EXT_ENBL = '1')) THEN --only exit retracting state when all corresponding leds(extender position) are off
74         next_state <= start;
75     ELSE
76         next_state <= retracting;
77     END IF;
78
79 END CASE;
80 END PROCESS;
81
82 -- DECODER SECTION PROCESS (Moore)
83 MOORE_DECODER: PROCESS(current_state) -- Output of Moore state machine depends only on the current state
84 BEGIN
85     CASE current_state IS
86
87     WHEN start => -- set all outputs to 0 in start state
88         EXT_OUT <= '0';
89         clk_en <= '0';
90         GRAP_ENBL <= '0';
91
92
93     WHEN extending => --when in extending state, clock should be enabled for the shift register and the bits should shift right
94         IF(pb(1) = '0') THEN --extender starts extending only after after pb(1) is pressed and released
95             clk_en <= '1';
96             left_right <= '1';
97             EXT_OUT <= '1';
98             GRAP_ENBL <= '0';
99         END IF;
100
101     WHEN fully_extended => --clock should be disabled, and extender out and grappler are enabled for grappler's operations to begin
102         clk_en <= '0';
103         EXT_OUT <= '1';
104         GRAP_ENBL <= '1';
105
106     WHEN retracting => --when in retracting state, clock should be enabled for the shift register and the bits should shift left
107         IF(pb(1) = '0') THEN --extender starts retracting only after after pb(1) is pressed and released
108             clk_en <= '1';
109             left_right <= '0';
110             EXT_OUT <= '1';
111             GRAP_ENBL <= '0';
112         END IF;
113
114     END CASE;
115
116 END PROCESS;
117
118 END SM;
119
```


Mealy_Grapppler.vhd

```
LogicalStep_Lab4_top
LogicalStep_Lab4_top.vhd x Compx4.vhd x Compx1.vhd x U_D_Bin_Counter8bit.vhd x Bidir_shift_reg.vhd x Mealy_XY.vhd x Moore_Extender.vhd x
267 268
1  -- Author : Group 5, Shunethra Senthilkumar, Lucy Han
2  library IEEE;
3  use IEEE.std_logic_1164.all;
4  use IEEE.numeric_std.all;
5
6  --Mealy_Grapppler is the Mealy State Machine used to enable grapppler operation when extender is fully extended
7  ENTITY Mealy_Grapppler IS PORT (
8      CLK                : in  std_logic := '0';    --clock signal
9      RESET_n            : in  std_logic := '0';    --reset signal
10     pb                 : in  std_logic_vector(0 downto 0);
11     GRAP_ENBL           : in  std_logic := '0';    --grapppler enable
12     GRAP_ON             : out std_logic           --grapppler on
13 );
14 END ENTITY;
15
16 ARCHITECTURE SM OF Mealy_Grapppler IS
17     -- list all the STATES
18     TYPE STATES IS (INIT, GRAP_OPEN, GRAP_CLOSED);    -- state machine uses 3 states:INIT, GRAP_OPEN, GRAP_CLOSED
19
20     SIGNAL current_state, next_state : STATES;    | -- current_state, next_state signals are of type STATES
21
22 BEGIN
23
24     -- STATE MACHINE: Mealy Type
25
26     -- REGISTER LOGIC PROCESS:
27     REGISTER_SECTION: PROCESS(CLK, RESET_n) -- creates sequential logic to store the state. The RESET_n is used to asynchronously clear the register
28     BEGIN
29         IF (RESET_n = '0') THEN
30             current_state <= INIT;
31         ELSIF (rising_edge(CLK)) then
32             current_state <= next_state; -- on the rising edge of clock the current state is updated with next state
33         END IF;
34     END PROCESS;
35
36     -- TRANSITION LOGIC PROCESS
37     TRANSITION_LOGIC: PROCESS(GRAP_ENBL, pb(0), current_state) -- logic to determine next state.
38     BEGIN
39         CASE current_state IS
40             --starting state
41             WHEN INIT =>
42                 IF ((GRAP_ENBL='1') AND (pb(0) = '1')) THEN --reaches GRAP_OPEN only when grapppler enable is active and push button is pressed
43                     next_state <= GRAP_OPEN;
44                 ELSE
45                     next_state <= INIT;
46                 END IF;
47             WHEN GRAP_OPEN =>
48                 next_state <= GRAP_CLOSED;
49             WHEN GRAP_CLOSED =>
50                 next_state <= INIT;
51         END CASE;
52     END PROCESS;
53 END ARCHITECTURE;
```

```


47 |         ELSE
48 |             next_state <= INIT;
49 |         END IF;
50 |
51 |         --state entered when grapppler needs to be open
52 |         WHEN GRAP_OPEN =>
53 |             IF ((GRAP_ENBL='1') AND (pb(0) = '1')) THEN      --reaches GRAP_CLOSED only when grapppler enable is active and push button is pressed
54 |                 next_state <= GRAP_CLOSED;
55 |             ELSE
56 |                 next_state <= GRAP_OPEN;
57 |             END IF;
58 |
59 |         --state entered when grapppler needs to be closed
60 |         WHEN GRAP_CLOSED =>
61 |             IF ((GRAP_ENBL='1') AND (pb(0) = '1')) THEN      --reaches GRAP_OPEN only when grapppler enable is active and push button is pressed
62 |                 next_state <= GRAP_OPEN;
63 |             ELSE
64 |                 next_state <= GRAP_CLOSED;
65 |             END IF;
66 |
67 |         WHEN OTHERS =>      --else go back to starting state INIT
68 |             next_state <= INIT;
69 |
70 |     END CASE;
71 | END PROCESS;
72 |
73 |
74 | -- DECODER SECTION PROCESS (Mealy)
75 | Mealy_DECODER: PROCESS(current_state, pb(0))      -- outputs of mealy state machine depend on both current state and circuit inputs
76 | BEGIN
77 |
78 |     IF (current_state = INIT) THEN
79 |         GRAP_ON <= '0';      -- grapppler on is set to 0 initially
80 |
81 |     ELSIF (current_state = GRAP_OPEN) THEN
82 |         IF (pb(0) = '0') THEN      -- grapppler opens only after pb(0) is pressed and released
83 |             GRAP_ON <= '1';      -- grapppler opens
84 |         END IF;
85 |
86 |     ELSIF (current_state = GRAP_CLOSED) THEN
87 |         IF (pb(0) = '0') THEN      --grapppler closes only after pb(0) is pressed and released
88 |             GRAP_ON <= '0';      --grapppler closes
89 |         END IF;
90 |
91 |     END IF;
92 | END PROCESS;
93 |
94 | END SM;
95 |

```

State Diagram for State Machine

There are three state machines used in our design. We used two mealy state machines and one moore state machine.

X/Y Transport State diagram (Mealy Type)




	Source State	Destination State	Condition
1	error	error	(extender_out)
2	error	move	(!x_eq).(!extender_out) + (x_eq).(!y_eq).(!extender_out)
3	error	on_target	(x_eq).(y_eq).(!extender_out)
4	move	error	(extender_out).(!x_eq) + (extender_out).(x_eq).(!y_eq)
5	move	move	(!x_eq).(!extender_out) + (x_eq).(!y_eq).(!extender_out)
6	move	on_target	(x_eq).(y_eq)
7	on_target	error	(extender_out).(pb[2]).(!x_eq) + (extender_out).(pb[2]).(x_eq).(!y_eq)
8	on_target	move	(!x_eq).(!extender_out).(pb[2]) + (x_eq).(!y_eq).(!extender_out).(pb[2]) + (x_eq).(y_eq).(pb[2])
9	on_target	on_target	(!pb[2])
10	start	move	(!x_eq).(pb[2]) + (x_eq).(!y_eq).(pb[2])
11	start	start	(!pb[2])
12	start	on_target	(x_eq).(y_eq).(pb[2])

State Table

Transitions Encoding


Extender State Diagram (Moore type):



Source State	Destination State	Condition
1 extending	extending	(!(ExtenderPosition[0]) + (ExtenderPosition[0])).(!(ExtenderPosition[1]) + (ExtenderPosition[0])).(ExtenderPosition[1]).(ExtenderPosition[2]) + (ExtenderPosition[0]).(ExtenderPosition[1]).(ExtenderPosition[2]).(ExtenderPosition[3]) + (ExtenderPosition[0]).(ExtenderPosition[1]).(ExtenderPosition[2]).(ExtenderPosition[3])
2 extending	fully_extended	(EXT_ENBL).(ExtenderPosition[0]).(ExtenderPosition[1]).(ExtenderPosition[2]).(ExtenderPosition[3])
3 fully_extended	fully_extended	(!pb[1]) + (pb[1]).(EXT_ENBL)
4 fully_extended	retracting	(EXT_ENBL).(pb[1])
5 retracting	start	(!(ExtenderPosition[0]).(ExtenderPosition[1]).(ExtenderPosition[2]).(ExtenderPosition[3])).(EXT_ENBL)
6 retracting	retracting	(!(ExtenderPosition[0]).(ExtenderPosition[1]).(ExtenderPosition[2]).(ExtenderPosition[3])).(EXT_ENBL) + (ExtenderPosition[0]).(ExtenderPosition[1]).(ExtenderPosition[2]).(ExtenderPosition[3]) + (ExtenderPosition[0]).(ExtenderPosition[1]).(ExtenderPosition[2]).(ExtenderPosition[3])
7 start	extending	(EXT_ENBL).(pb[1])
8 start	start	(EXT_ENBL) + (EXT_ENBL).(pb[1])

Transitions / Encoding /

Grappler State Diagram (Mealy type):




Source State	Destination State	Condition
1 GRAP_CLOSED	GRAP_CLOSED	(!TRANSITION_LOGIC)
2 GRAP_CLOSED	GRAP_OPEN	(TRANSITION_LOGIC)
3 GRAP_OPEN	GRAP_CLOSED	(TRANSITION_LOGIC)
4 GRAP_OPEN	GRAP_OPEN	(!TRANSITION_LOGIC)
5 INIT	INIT	(!TRANSITION_LOGIC)
6 INIT	GRAP_OPEN	(TRANSITION_LOGIC)


State Table

Transitions / Encoding /


RAC BLOCK DIAGRAM




X/Y TRANSPORT OPERATIONS



EXTENDER OPERATIONS



GRAPPLER OPERATIONS



ALL REGISTERS ARE RESET WHEN `rst_n` is Active

