

## # DLCA ORB

Ans)

Address Sequence Technique

microinstructions are stored in control memory in groups, with each group specifying a routine.

### Step 1:

- Initial address located when Power turns on.
- First microinstruction that activates fetch routine
- can be sequenced by incrementing the control address
- At the end of fetch routine, the instruction is in the instruction register of the computer.

### Step 2:

- Control memory next must go through the routine that determines the operand
- effective address computation routine in control memory can be reached through a branchable microinstruction
- when completed the address of operand is available to computer

### Step 3:

- Generate microoperations that execute the instruction fetch from memory
- In processor registers depends on the operation code part of the instruction
- each instruction has its own microprogram routine stored in a given location of control memory.
- Transformation from instruction code bits to addresses in control memory where routine is located is called mapping
- This rule which transforms instruction code into a control memory address.

#### Step 4:

- once the required routine is fetched, the microinstructions that execute the instruction may be sequenced by incrementing the control address register.
- microprograms will require an external register for storing the return addresses
- Return addresses cannot be stored in ROM because the unit has no writing capability.
- when execution of the instruction is completed, control must return to fetch routine
- This is done by executing an unconditional branch microinstruction to the first address of the fetch routine

<u>Ans. 2</u>	Hardwired Control Unit	Microprogrammed Control Unit
-	It is a circuitry approach	This control unit is implemented by programming.
-	RISC style instructions	- CISC style instructions
-	No control memory is required.	Required.
-	Works well for simple instructions.	- Works well for complex instructions.
-	Limited no. of instructions are used due to hardware.	- Control signals for many instructions can be generated.

Ans. 3

Fetch cycle.

- The address of the next instruction to be executed is in the Program Counter (PC)

MAR	00000000
MBR	
PC	000000001100100
IR	
AC	

Step 1:

- The address in the program counter is moved to the memory address register (MAR). This is the only connector to address lines off the system bus.

MAR	000000001100100
MBR	
PC	000000001100100
IR	
AC	

Step 2:

- The address in MAR is placed on the address bus. The control unit issues a READ command on the control bus and the memory appears on the data bus and is copied into the memory buffer register (MBR) and program counter is incremented by one.

MAR	000000001100100
MBR	000100000100000
PC	000000001100100
IR	
AC	

Step 3:

The content of the MBR is moved to the instruction register (IR)

MAR	0000 0000 1100 100
MBR	0001 00000 100000
PC	0000 0000 1100 100
IR	0001 00000 100000
AC	

$$\therefore t_1 : \text{MAR} \leftarrow \text{PC}$$

$$t_2 : \text{MBR} \leftarrow \text{MEMORY}$$


$$\text{PC} \leftarrow (\text{PC}) + I$$

$$t_3 : \text{IR} \leftarrow (\text{MBR})$$

Ans. 4 Delay element method


- In this control unit is represented in the form of flowchart
- Every step of flowchart at time  $t_i$  will activate  $\{c_{ij}\}$  where  $c_i$  is the control sig. at time  $t_i$  from execution of instruction  $j$
- Once the flowchart is complete, the individual clk's from each  $\{c_{ij}\}$  are formed.
- It is obvious that instruction  $j$  will be executed when all the steps of  $\{c_{ij}\}$  are performed when all the steps of  $\{c_{ij}\}$  are performed.
- There should be a finite time gap (delay) between every 2 steps.
- The delay is introduced by 'D flipflop'.

$$\text{Delay time} = t_2 - t_1 = t_3 - t_2 = \text{clock pulse.}$$



Ans-5

### Types of Primary Memory



#### RAM

- Loses its contents when power is turned off
- Called volatile memory
- Used for storing bulk of the programs and data that are subject to change.
- Each address contains a bit word.

#### SRAM

- Easier to use and has shorter read and write cycle.
- Consists of internal flip flops that store binary info.
- Low density, high power, expensive and fast in operation.

#### DRAM

- Slower than SRAM
- Stores binary info in form of electric charge that are applied to capacitors.
- disappears within millisecond.

## ROM

- doesn't lose its contents.
- Can only read from memory
- Non-volatile memory.

## PROM

- Memory can be programmed by user with special PROM program.
- has nichrome or poly silicon wires arranged in matrix

## EPROM

- Stores bit by charging the floating gate of an FET
- Bits can be erased by exposing to UV light.

## EPRom

- Info can be changed by electrical signals at register level.
- Advantage in Memory control
- Expensive.

## Ans-6 Characteristics of memory

### 1) Location.

- Location of memory devices:
  - i) CPU : form of CPU registers and small amount of cache
  - ii) Internal or main : Like RAM or ROM, CPU directly access the main memory.
  - iii) External or secondary : consists of storage devices like hard disk / magnetic tape.

2) Capacity:

- i) word size: 8 bits. commonly used are 1 byte (8 bits)  
2 bytes (16 bits) 4 bytes (32 bits)
- ii) No. of words: available in particular memory device.  
eg:  $4K \times 1b$  means it has 16 bits and total of 4096 words in total.

3) Unit of Transfer:

- max no. of bits that can be read or written into the memory at a time.
- main memory is equal to word size.
- External memory is referred as blocks

4) Access methods:

- i) Random Access
- ii) Serial Access
- iii) Semi Random Access

5) Performance:

- i) Access Time: time taken by memory to complete read / write operation.
- ii) Memory cycle time: defined only for RAM i.e sum of the access time and additional time required before the second access.
- iii) Transfer Rate: rate at which data can be transferred into or out of memory unit.

6) Physical type: can be either semiconductor memory or magnetic surface memory.

## 7) Physical characteristics.

Volatile / Non-Volatile: Continues to hold data even if power is turned off.

## 8) Organization

Erasable / non-erasable: action of cache programmed can be edited or not.

Ans. 7

Given:

$$\text{Cache memory size} = 16 \text{ KB}$$

$$\text{Block size} = 256 \text{ byte}$$

$$\text{Main memory} = 128 \text{ KB}$$

No. of bits in physical Address

We have,

$$\text{Size memory} = 128 \text{ KB}$$

$$= 2^{17} \text{ bytes}$$

$$\therefore = \underline{17 \text{ bits}}$$

No. of bits in Block offset

We have,

$$\text{Block size} = 256 \text{ byte}$$

$$= 2^8 \text{ byte}$$

$$= \underline{8 \text{ bits}}$$

No. of bits in Tag

$$\text{Tag} = \text{no. of bits in physical} - \text{no. of bits in block}$$

$$= 17 - 8$$

$$= \underline{9 \text{ bits}}$$


No. of Lines in Cache

$$= \text{Cache size} / \text{Line size}$$

$$= 16 \text{ KB} / 256 \text{ byte}$$

$$= 2^{14} / 2^8 \text{ byte}$$

$$= \underline{2^6 \text{ lines}}$$



$\therefore$  Tag Directory size.

$$= \text{No. of tags} \times \text{Tag size}$$

$$= \text{No. of lines in cache} \times \text{no. of bits in tag}$$

$$= 2^6 \times 9 \text{ bits}$$

$$= 576 \text{ bits}$$

$$= \underline{\underline{72 \text{ bytes}}}$$

Ans 8

Given:

$$\text{memory size} = 512 \text{ KB}$$

$$\text{Blocksize} = 1 \text{ KB}$$

$$\text{No. of bits in Tag} = 7 \text{ bits}$$


$$\begin{aligned} &\text{Block offset} \\ &\text{No. of bits in } \cancel{\text{Line number}} \\ &= 1 \text{ KB} \\ &= 2^{10} \text{ bytes} \\ &= \underline{\underline{10 \text{ bits}}} \end{aligned}$$

$$\begin{aligned} &\text{No. of bits in Line number} \\ &= \cancel{\text{Cache size / Linesize}} \\ &= 512 \text{ KB} / 1 \text{ KB} \\ &= \underline{\underline{2^9 \text{ lines}}} \end{aligned}$$

$$= \underline{\underline{2^9 \text{ lines}}} = \underline{\underline{1 \text{ bits}}}$$

No. of bits in physical Address

$$\begin{aligned} &= \text{No. of bits in Tag} + \text{No. of bits in Line no.} + \text{No. of bits in block} \\ &= 7 \text{ bits} + 9 \text{ bits} + 10 \text{ bits} \\ &= \underline{\underline{26 \text{ bits}}} \end{aligned}$$



Size of main Memory

We have,

$$\text{No. of bits in physical address} = 26 \text{ bits}$$

$$= 2^{26} \text{ bytes}$$

$$= 64 \text{ MB}$$

Tag Directory size

$$= \text{No. of tags} \times \text{Tag size}$$

= No. of lines in cache  $\times$  no. of bits in tag

$$= 2^9 \times 7 \text{ bits}$$

$$= 3584 \text{ bits}$$


$$= 448 \text{ bytes}$$

Ans 9

According to Flynn's classification, either can be single or multiple.


i) SISD: Single Instruction Single data stream.

- Single instruction is executed in single clock cycle.
- Data stored in single memory.




ii) SIMD: Single Instruction multiple data stream.

- Performs single identical actions on multiple data
- All processors will execute same instruction at any given clock cycle.




iii) MISD : Multiple Instructions single Data

- multiple processor, multiple control unit
- Each processor will use different algorithms
- Multiple instructions can use same data streams.



iv) MIMD

- Multiple memory modules connected together.
- most modern systems use MIMD
- Each processor in the system will operate asynchronously / independently on same or different data sets.






## DEPARTMENT OF COMPUTER SCIENCE AND ENGINEERING DATA SCIENCE

### Flynn's Classification

#### Introduction

The most popular taxonomy of computer architecture was defined by Flynn in 1966. Flynn's classification scheme is based on the notion of a stream of information. Two types of information flow into a processor: instructions and data. The instruction stream is defined as the sequence of instructions performed by the processing unit. The data stream is defined as the data traffic exchanged between the memory and the processing unit.



According to Flynn's classification, either of the instruction or data streams can be single or multiple.

- Single-instruction single-data streams (SISD);
- Single-instruction multiple-data streams (SIMD);
- Multiple-instruction single-data streams (MISD); and
- Multiple-instruction multiple-data streams (MIMD).


Conventional single-processor von Neumann computers are classified as SISD systems. Parallel computers are either SIMD or MIMD. When there is only one control unit and all processors execute the same instruction in a synchronized fashion, the parallel machine is classified as SIMD. In a MIMD machine, each processor has its own control unit and can execute different instructions on different data.



### SISD Architecture

In computing, SISD is a computer architecture in which a single uni-core processor, executes a single instruction stream, to operate on data stored in a single memory.


1. Single instruction: only one instruction stream is being acted on by the CPU during any one clock cycle
2. Single data: only one data stream is being used as input during any one clock cycle  
Deterministic execution
3. This is the oldest and until recently, the most prevalent form of computer Examples: most PCs, single CPU workstations and mainframes



### SIMD Architecture

The SIMD architecture performs a single, identical action simultaneously on multiple data pieces. Here we have a single control unit (CU) and more than one processing unit (PU). For e.g. a single instruction to fetch multiple files.

- Single instruction: All processing units execute the same instruction at any given clock cycle
- Multiple data: Each processing unit can operate on a different data element
- This type of machine typically has an instruction dispatcher, a very high-bandwidth internal network, and a very large array of very small-capacity instruction units.
- Best suited for specialized problems characterized by a high degree of regularity, such as image processing.




- Two varieties: Processor Arrays and Vector Pipelines Examples:
  - Processor Arrays: Connection Machine CM-2, Maspar MP-1, MP-2
  - Vector Pipelines: IBM 9000, Cray C90, Fujitsu VP, NEC SX-2, Hitachi S820

### MISD Architecture

Multiple Instruction, Single Data (MISD) computers have multiple processors. Each processor uses a different algorithm but uses same shared input data. MISD computers can analyze same set of data using several different operations at same time. The number of operations depends upon number of processors.

There aren't many actual examples of MISD computers, for e.g. fault-tolerant computers executing the same instructions redundantly in order to detect and mask errors.

- A single data stream is fed into multiple processing units.
- Each processing unit operates on the data independently via independent instruction streams.
- Few actual examples of this class of parallel computer have ever existed. One is the experimental Carnegie-Mellon C.mmp computer (1971).
- Some conceivable uses might be:
  - Multiple frequency filters operating on a single signal stream
  - Multiple cryptography algorithms attempting to crack a single coded message.




### MIMD Architecture

Multiple-instruction multiple-data streams (MIMD) parallel architectures are made of multiple processors and multiple memory modules connected together via some interconnection network. It means that parallel units have separate instructions, so each of them can do something different at any given time.

While technically it's true that most modern desktop/laptops are MIMD. Using the MIMD, each processor in a multiprocessor system can execute asynchronously different set of the instructions independently on the different set of data units.

They fall into two broad categories: shared memory or message passing. Processors exchange information through their central shared memory in shared memory systems, and exchange information through their interconnection network in message passing systems.

- Currently, the most common type of parallel computer. Most modern computers fall into this category.
- Multiple Instruction: every processor may be executing a different instruction stream  
Multiple Data: every processor may be working with a different data stream
- Execution can be synchronous or asynchronous, deterministic or non-deterministic
- Examples: most current supercomputers, networked parallel computer "grids" and multi-processor SMP computers - including some types of PCs.
- A shared memory system typically accomplishes interprocessor coordination through a global memory shared by all processors. These are typically server systems that communicate through a bus and cache memory controller.



## PIPELINING

- 10) → Pipelining is the process of arrangement of hardware elements of CPU such that its overall performance is increased.
- The pipeline design provides a way to start a new task before an old one has been completed.

# Performance of Pipelined Execution-

The following parameters serve as criterion to estimate the performance of pipelined execution-

Speed Up

Efficiency

Throughput



## 1. Speed Up-

It gives an idea of "how much faster" the pipelined execution is as compared to non-pipelined execution.

It is calculated as-

$$\text{Speed Up (S)} = \frac{\text{Non-pipelined execution time}}{\text{Pipelined execution time}}$$

## 2. Efficiency-

The efficiency of pipelined execution is calculated as-

$$\text{Efficiency } (\eta) = \frac{\text{Speed Up}}{\text{Number of stages in Pipelined Architecture}}$$

OR

$$\text{Efficiency } (\eta) = \frac{\text{Number of boxes utilized in phase-time diagram}}{\text{Total number of boxes in phase-time diagram}}$$

## 3. Throughput-

Throughput is defined as number of instructions executed per unit time.

It is calculated as-

$$\text{Throughput} = \frac{\text{Number of instructions executed}}{\text{Total time taken}}$$



## DEPARTMENT OF COMPUTER SCIENCE AND ENGINEERING DATA SCIENCE

### AMDAHL'S LAW

#### AMDAHL'S LAW.

- Amdahl's law relates the improvement of system's performance with the parts that don't perform well.
- This law is often used in parallel computing to predict the theoretical speedup when using multiple processors.
- Amdahl's law is expressed mathematically as

$$\text{Speed up max} \leq \frac{1}{f + \frac{(1-f)}{P}}$$

$$S(P) \leq \frac{1}{f + \frac{(1-f)}{P}}$$

where  $P$  : no. of processors

$f$  : sequential fraction of program

$1-f$  : parallel fraction of program.

#### PROOF:

Consider execution of a task by a single processor as well as  $P$  no. of processors.  
Let  $f$  be the sequential part of program  
 $\therefore 1-f$  will be the parallel part of program.



$$\text{Speed up} = \frac{\text{Time taken by single processor}}{\text{Time taken by } p \text{ no of processors}}$$
$$= \frac{T(s)}{T(p)}$$

Let  $T(s) = T$

$$\therefore T(p) = \text{Sequential time} + \text{Parallel time}$$
$$= F \cdot T + \frac{(1-F) \cdot T}{P}$$

$$S(p) = \frac{T}{F \cdot T + \frac{(1-F) \cdot T}{P}}$$

$$S(p) = \frac{1}{F + \frac{(1-F)}{P}}$$

$S(p)$  will always be less than or equal to 1

$$\therefore S(p) \leq \frac{1}{F + \frac{(1-F)}{P}}$$

to the branch instruction to be executed in any case before actually branching to the target address.

Therefore, utilizing some time out of the time wasted in the pipeline stall due to pipeline flushing. This instruction which is shifted to the delayed branch slot must be an instruction that is an independent instruction that does not affect the outcome of the branch directly or indirectly.

### UEEx. 11.2.1

**MU - Q. 2(a), Dec. 18, Q. 2(B), May 19, 10 Marks**

A program having 10 instructions (without Branch and Call instructions) is executed on non-pipeline and pipeline processors. All instructions are of same length and having 4 pipeline stages and time required to each stage is 1 nsec.

- Calculate time required to execute the program on Non-pipeline and Pipeline processor.
- Calculate Speedup

**Soln. :**

The number of instructions executed are 10.

Therefore  $n = 10$

For pipeline stages are given as 4. Therefore  $k = 4$

Now the time required for Non-pipelined processor is given as

$$S_{np} = n * k = 10 * 4 = 40 \text{ nS}$$

And time required for Pipelined Processor (4 Stage) is given as

$$S_p = n + k - 1 = 10 + 4 - 1 = 13 \text{ nS}$$

Further the Speed-up is given as Ratio of times for Non-Pipelined and Pipelined processors -


$$S = (n * k) / (n + k - 1) = S_{np} / S_p = 40 / 13$$

Therefore, Speedup  $S = 3.08$

### Microinstruction Format

The microinstruction format for the control memory is shown in figure 4.5. The 20 bits of the microinstruction are divided into four functional parts as follows:

1. The three fields F1, F2, and F3 specify microoperations for the computer.  
The microoperations are subdivided into three fields of three bits each. The three bits in each field are encoded to specify seven distinct microoperations. This gives a total of 21 microoperations.
2. The CD field selects status bit conditions.
3. The BR field specifies the type of branch to be used.
4. The AD field contains a branch address. The address field is seven bits wide, since the control memory has  $128 = 2^7$  words.



F1, F2, F3: Microoperation fields

CD: Condition for branching

BR: Branch field

AD: Address field

Figure 4.5: Microinstruction Format

- As an example, a microinstruction can specify two simultaneous microoperations from F2 and F3 and none from F1.

DR  $\square$  M[AR] with F2 = 100

PC  $\square$  PC + 1 with F3 = 101

- The nine bits of the microoperation fields will then be 000 100 101.
- The CD (condition) field consists of two bits which are encoded to specify four status bit conditions as listed in Table 4.1.

CD	Condition	Symbol	Comments
00	Always = 1	U	Unconditional branch
01	DR(15)	I	Indirect address bit
10	AC(15)	S	Sign bit of AC
11	AC = 0	Z	Zero value in AC

Table 4.1: Condition Field

14



A block set associative cache consists of 64 blocks divided in 4 block sets. The main memory contains 4096 blocks, each 128 words of 16 bit length.

- i) How many bits are there in main memory address?
- ii) How many bits are there in cache memory address (tag, set and word field)?

DATA:-

No. of blks in cache memory = 64

No. of blocks in each set of cache = 4.

Main memory size = 4096 blocks

Block size = 128 words

1 word = 16 bit

SOL:-

$$\begin{aligned}\text{Main memory size} &= 4096 \text{ blocks} \\ &= 4096 \times 128 \text{ words} \\ &= 2^{12} \times 2^7 \text{ words} \\ &= 2^{19} \text{ words}\end{aligned}$$

∴ No. of bits required to address main memory = 19



Block size = 128 words

$$= 2^7 \text{ words} \quad \cancel{\text{each 8 bytes}} \\ \cancel{= 64 bytes}$$

∴ No. of bits in block offset or  
word = 7 bits.

$$\text{No. of sets in cache} = \frac{\text{No. of bits in cache}}{\text{Set size}}$$

$$= \frac{64}{4}$$

$$= 16$$

$$= 2^4$$

∴ No. of bits in set number = 4 bits.

No. of bits in tag =

No. of bits in physical addr -

(No. of bits in set no. +

No. of bits in word)

$$= 18 - (4 + 7)$$

$$= 7 \text{ bits}$$

∴ No. of bits in tag = 7 bits

Tag	Set no.	Word
← 8 bits →	← 4 bits →	← 7 bits →

## SRAM

## DRAM

It stores information as long as the power is supplied.

It stores information as long as the power is supplied or a few milliseconds when power is switched off.

Transistors are used to store information in SRAM.

Capacitors are used to store data in DRAM.

Capacitors are not used hence no refreshing is required.

To store information for a longer time, contents of the capacitor needs to be refreshed periodically.

SRAM is faster need compared to DRAM.

DRAM provides slow access speeds.

It does not have a refreshing unit.

It has a refreshing unit.

These are expensive.

These are cheaper.

SRAMs are low-density devices.

DRAMs are high-density devices.

In this bits are stored in voltage form.

In this bits are stored in the form of electric energy.

These are used in cache memories.

These are used in main memories.

Consumes less power and generates less heat.

Uses more power and generates more heat.

15)

16)



### SUMS ON SET ASSOCIATIVE CACHE MAPPING

1. A block-set associative cache memory consists of 128 blocks divided into four block sets . The main memory consists of 16,384 blocks and each block contains 256 eight bit words.

How many bits are required for addressing the main memory?

How many bits are needed to represent the TAG, SET and WORD fields?

#### Solution:-

Given-

- Number of blocks in cache memory = 128
- Number of blocks in each set of cache = 4
- Main memory size = 16384 blocks
- Block size = 256 bytes
- 1 word = 8 bits = 1 byte

#### Main Memory Size:-

We have-

Size of main memory

= 16384 blocks

=  $16384 \times 256$  bytes

=  $2^{22}$  bytes

Thus, Number of bits required to address main memory = 22 bits

#### Number of Bits in Block Offset:-

We have-

Block size

= 256 bytes

=  $2^8$  bytes

Thus, Number of bits in block offset or word = 8 bits

#### Number of Bits in Set Number:-



Number of sets in cache

$$\begin{aligned} &= \text{Number of lines in cache / Set size} \\ &= 128 \text{ blocks} / 4 \text{ blocks} \\ &= 32 \text{ sets} \\ &= 2^5 \text{ sets} \end{aligned}$$

Thus, Number of bits in set number = 5 bits


#### Number of Bits in Tag Number-

Number of bits in tag

$$\begin{aligned} &= \text{Number of bits in physical address} - (\text{Number of bits in set number} + \text{Number of bits in word}) \\ &= 22 \text{ bits} - (5 \text{ bits} + 8 \text{ bits}) \\ &= 22 \text{ bits} - 13 \text{ bits} \\ &= 9 \text{ bits} \end{aligned}$$

Thus, Number of bits in tag = 9 bits

Thus, physical address is-



- 17) 2. A 4-way set associative cache memory unit with a capacity of 16 KB is built using a block size of 8 words. The word length is 32 bits. The size of the physical address space is 4 GB. The number of bits for the TAG field is.

Solution:-

DLCA

SE-DS

Vaibhav Yavalkar



Swaminarayan Sanstha Group  
**A. P. SHAH INSTITUTE OF TECHNOLOGY**  
(Approved by AICTE New Delhi & Govt. of Maharashtra, Affiliated to University of Mumbai)  
(Religious Jain Minority)

Given-

- Set size = 4 lines
- Cache memory size = 16 KB
- Block size = 8 words
- 1 word = 32 bits = 4 bytes
- Main memory size = 4 GB

Number of Bits in Physical Address:-

We have,

Main memory size

= 4 GB

=  $2^{32}$  bytes

Thus, Number of bits in physical address = 32 bits

### Number of Bits in Block Offset-

We have,

Block size

= 8 words

=  $8 \times 4$  bytes

= 32 bytes

=  $2^5$  bytes

Thus, Number of bits in block offset = 5 bits

### Number of Lines in Cache-

Number of lines in cache

= Cache size / Line size

= 16 KB / 32 bytes

DLCA

SE-DS

Vaibhav Yavalkar



**A. P. SHAH INSTITUTE OF TECHNOLOGY**  
(Approved by AICTE New Delhi & Govt. of Maharashtra, Affiliated to University of Mumbai)  
 (Religious Jain Minority)

=  $2^{14}$  bytes /  $2^5$  bytes

=  $2^9$  lines

= 512 lines

Thus, Number of lines in cache = 512 lines

### Number of Sets in Cache-

Number of sets in cache

= Number of lines in cache / Set size

= 512 lines / 4 lines

=  $2^9$  lines /  $2^2$  lines

=  $2^7$  sets

Thus, Number of bits in set number = 7 bits

### Number of Bits in Tag:-

Number of bits in tag

= Number of bits in physical address – (Number of bits in set number + Number of bits in block offset)

= 32 bits – (7 bits + 5 bits)

= 32 bits – 12 bits

= 20 bits

Thus, number of bits in tag = 20 bits

18)



DEPARTMENT OF COMPUTER SCIENCE AND ENGINEERING DATA SCIENCE

### STATE TABLE METHOD

→ In this the behaviour of control unit is represented in the form of a table which is known as state table as shown below.

States	Input combinations Cin					Cout
	I <sub>1</sub>	I <sub>2</sub>	I <sub>3</sub>	...	...	
S <sub>1</sub>	S <sub>11</sub> , Z <sub>11</sub>	S <sub>12</sub> , Z <sub>12</sub>	S <sub>13</sub> , Z <sub>13</sub>	...	...	S <sub>1m</sub> , Z <sub>1m</sub>
S <sub>2</sub>	S <sub>21</sub> , Z <sub>21</sub>	S <sub>22</sub> , Z <sub>22</sub>	S <sub>23</sub> , Z <sub>23</sub>	...	...	S <sub>2m</sub> , Z <sub>2m</sub>
S <sub>3</sub>	S <sub>31</sub> , Z <sub>31</sub>	S <sub>32</sub> , Z <sub>32</sub>	S <sub>33</sub> , Z <sub>33</sub>	...	...	...
⋮	⋮	⋮	⋮	⋮	⋮	⋮
S <sub>n</sub>	S <sub>n1</sub> , Z <sub>n1</sub>	S <sub>n2</sub> , Z <sub>n2</sub>	S <sub>n3</sub> , Z <sub>n3</sub>	...	...	S <sub>nm</sub> , Z <sub>nm</sub>

→ New state → O/p ctrl signal to be generated (last)  
 → The table shows the corresponding o/p that should be generated when different inputs are applied at various states.

→ Let Cin and Cout denote the ip and op variables of control unit



- each row in the state table corresponds to an internal state  $q_{si}$  of the control unit.
- a state is determined by the information stored in the processor at that unit of time.
- each column denotes different set of external I/O signals applied to the control unit  $\Sigma_{Cinj}$ .
- the intersection of row  $s_i$  and column  $I_j$  means the following:
  - i) When Input  $I_j$  is applied to state  $s_i$ , we get  $S_{ij}, Z_{ij}$
  - ii)  $Z_{ij}$  is the set of o/p signals to be activated.
  - iii)  $S_{ij}$  should become the next state of control unit.

Advantage : Simplest method to implement hardwired control unit.