

END SEMESTER ASSESSMENT (ESA) B.TECH. (CSE) III SEMESTER

UE20CS206 – DIGITAL DESIGN & COMPUTER ORGANIZATION LABORATORY

PROJECT REPORT ON

"4 Bit Up /Down Counter"

SUBMITTED BY

NAME:

- 1) Shuvam Bose
- 2) Siddhant Pathak
- 3) Suhas TJ
- 4) Suraj B Alagawadi

AUGUST - DECEMBER 2021

DEPARTMENT OF COMPUTER SCIENCE & ENGINEERING

ELECTRONIC CITY CAMPUS,

BENGALURU - 560100, KARNATAKA, INDIA

TABLE OF CONTENTS		
Sl.No	TOPIC	PAGE No
1.	ABSTRACT OF	1
	THE PROJECT	
2.	CIRCUIT	2
	DIAGRAM	
3.	MAIN	4
	VERILOG	
	CODE	
4.	TEST BENCH	5
	FILE	
5.	SCREEN	6
	SHOTS OF	
	THE OUTPUT	

ABSTRACT OF THE PROJECT:


A simple 4-bit up-down counter project made using Icarus Verilog as a part of the Digital Design and Computer Organization Laboratory at PES University.

We have designed an Iverilog program constructing a 4 Bit Up/Down counter which portrays the importance of counters in the calculation process of ALU.

Counters are used in many different applications. Some count up from zero and provide a change in state of output upon reaching a predetermined value (Up counter); others count down from a pre-set value to zero to provide an output state change (Down counter).

However, some counters can operate in both up and down count mode, depending on the state of an up/down count mode input pin. They can be reversed at any point within their count sequence.

CIRCUIT DIAGRAM:



4 Bit Up/Down Counters circuit Diagram using Flip flops.

MAIN VERILOG CODE:

```
module up_counter(input clock, reset, output[3:0] counter);
  reg [3:0] counter_up;
                                        // Initialise register
//counter_up to find up counter states
  always @(posedge clock or posedge reset)
                                                // Postive edge
//triggered circuit
  begin
if(reset)
begin
          counter_up = 4'd0;
                                       // If reset==1, set
//counter to 0000
       end
else
begin
          counter_up = counter_up + 4'd1; // Else, add 0001
//to counter
       end
end
                                            // Return new value
  assign counter = counter_up;
//of counter
endmodule
module down_counter(input clock, reset, output [3:0] counter);
  reg [3:0] counter_down;
                                         // Initialise register
//counter_down to find down counter states
                                              always
@(posedge clock or posedge reset) // Postive edge
//triggered circuit
  begin
if(reset)
begin
          counter_down = 4'hf;  // If reset==1, set counter
//to 1111
       end
else
begin
          counter_down = counter_down - 4'd1; // Else, subtract
//0001 from counter
       end
end
```


```
assign counter = counter_down;
// Return new value of counter
endmodule
```

TEST BENCH FILE:


```
module counter_tb();
reg clock, reset;
  wire [3:0] counter_1,counter_2;
  up_counter up(clock, reset, counter_1);
  down_counter down(clock, reset, counter_2);
     initial
begin
     reset = 1;
          #0
          reset = 0;
  end
     initial
begin
     $monitor($time,"clock=%dreset=%d
counter_1[0]=%h",clock,reset,counter_1);
     end
     initial
begin
     clock=0;
repeat(100)
                    #1
clock=~clock;
  end
initial
     begin
     $dumpfile("counter_tb.vcd");
$dumpvars(0,counter_tb);
  end
endmodule
```

SCREEN SHOT OF THE OUTPUT:

Down counter gtkwave



Up counter gtkwave



VVP output:

```
C:\SIDDHANT PATHAK\Iverliag\bin>vvp test
VCD info: dumpfile counter_tb.vcd opened for output.

0 clock=0
1 clock=1
1 clock=1
1 clock=0
1 clock=1
1 clock=0
1 clock=1
1 clock=0
1 clock=0
1 clock=1
1 clock=0
1
```