# CSC 252: Computer Organization Spring 2018: Lecture 22

Instructor: Yuhao Zhu

Department of Computer Science
University of Rochester

#### **Action Items:**


Programming Assignment 5 is due Monday

#### **Announcement**


- Programming Assignment 5 is out
  - Main assignment: 11:59pm, Monday, April 16.
- No office hours today. Had already moved to this Tuesday.

8	9	10	11	12	13	14
15	16	17	18	19	20	21
	Due					

## A System Using Virtual Addressing




#### A System Using Virtual Addressing



- On a 64-bit machine, virtual memory size = 2<sup>64</sup>
- Physical memory size is much much smaller:
  - iPhone 8: 2 GB (2<sup>31</sup>)
  - 15-inch Macbook Pro 2017: 16 GB (2<sup>34</sup>)

 Conceptually, *virtual memory* is an array of N *pages* stored on disk. The contents of the array on disk are cached in *physical memory*, which is an array of M pages (M << N).</li>

 Conceptually, virtual memory is an array of N pages stored on disk. The contents of the array on disk are cached in physical memory, which is an array of M pages (M << N).</li>



Page size is the same in VM and PM

Virtual Page Number offset

Physical Page Number offset

- Page size is the same in VM and PM
- In a 64-bit machine, VA is 64-bit long. Assuming PM is 4 GB.
   Assuming 4KB page size.

Virtual Page Number offset

Physical Page Number offset

- Page size is the same in VM and PM
- In a 64-bit machine, VA is 64-bit long. Assuming PM is 4 GB.
   Assuming 4KB page size.
- How many bits for offset?
  - 12. Same for VM and PM

Virtual Page Number offset

Physical Page Number offset


- Page size is the same in VM and PM
- In a 64-bit machine, VA is 64-bit long. Assuming PM is 4 GB.
   Assuming 4KB page size.
- How many bits for offset?
  - 12. Same for VM and PM
- How many bits for Virtual Page Number?
  - 52

Virtual Page Number offset


Physical Page Number offset


- Page size is the same in VM and PM
- In a 64-bit machine, VA is 64-bit long. Assuming PM is 4 GB.
   Assuming 4KB page size.
- How many bits for offset?
  - 12. Same for VM and PM
- How many bits for Virtual Page Number?
  - 52
- How many bits for Physical Page Number?
  - 20


Virtual Page Number	offset
	-
Physical Page Number	offset




Valid		Physical page number or disk address
PTE 0	0	null
	1	•
	1	•
	0	•
	1	•
	0	null
	0	•
<b>PTE 7</b>	1	•











- A page table is an array of page table entries (PTEs) that maps every virtual page to its physical page.
- 64-bit machine, 4KB page size, how many PTEs?
  - Every page has a PTE, so 2<sup>52</sup> PTEs.































1) Processor sends virtual address to MMU




1) Processor sends virtual address to MMU




- 1) Processor sends virtual address to MMU
- 2-3) MMU fetches PTE from page table in memory




- 1) Processor sends virtual address to MMU
- 2-3) MMU fetches PTE from page table in memory
- 4) MMU sends physical address to cache/memory





- 1) Processor sends virtual address to MMU
- 2-3) MMU fetches PTE from page table in memory
- 4) MMU sends physical address to cache/memory
- 5) Cache/memory sends data word to processor






Disk









1) Processor sends virtual address to MMU






1) Processor sends virtual address to MMU







- 1) Processor sends virtual address to MMU
- 2-3) MMU fetches PTE from page table in memory




- 1) Processor sends virtual address to MMU
- 2-3) MMU fetches PTE from page table in memory
- 4) Valid bit is zero, so MMU triggers page fault exception




- 1) Processor sends virtual address to MMU
- 2-3) MMU fetches PTE from page table in memory
- 4) Valid bit is zero, so MMU triggers page fault exception
- 5) Handler identifies victim (and, if dirty, pages it out to disk)





- 1) Processor sends virtual address to MMU
- 2-3) MMU fetches PTE from page table in memory
- 4) Valid bit is zero, so MMU triggers page fault exception
- 5) Handler identifies victim (and, if dirty, pages it out to disk)
- 6) Handler pages in new page and updates PTE in memory





- 1) Processor sends virtual address to MMU
- 2-3) MMU fetches PTE from page table in memory
- 4) Valid bit is zero, so MMU triggers page fault exception
- 5) Handler identifies victim (and, if dirty, pages it out to disk)
- 6) Handler pages in new page and updates PTE in memory
- 7) Handler returns to original process, restarting faulting instruction





























### **Today**

- Three Virtual Memory Optimizations
  - TLB
  - Page the page table (a.k.a., multi-level page table)
  - Virtually-indexed, physically-tagged cache
- Case-study: Intel Core i7/Linux example

# Speeding up Address Translation

### Speeding up Address Translation

- Problem: Every memory load/store requires two memory accesses: one for PTE, another for real
  - The PTE access is kind of an overhead
  - Can we speed it up?

### Speeding up Address Translation


- Problem: Every memory load/store requires two memory accesses: one for PTE, another for real
  - The PTE access is kind of an overhead
  - Can we speed it up?
- Page table entries (PTEs) are already cached in L1 data cache like any other memory data. But:
  - PTEs may be evicted by other data references
  - PTE hit still requires a small L1 delay


- Solution: Translation Lookaside Buffer (TLB)
  - Think of it as a dedicated cache for page table
  - Small set-associative hardware cache in MMU
  - Contains complete page table entries for a small number of pages

- Solution: Translation Lookaside Buffer (TLB)
  - Think of it as a dedicated cache for page table
  - Small set-associative hardware cache in MMU
  - Contains complete page table entries for a small number of pages

Tag
-----


- Solution: Translation Lookaside Buffer (TLB)
  - Think of it as a dedicated cache for page table
  - Small set-associative hardware cache in MMU
  - Contains complete page table entries for a small number of pages







A Conventional Data Cache


- Solution: Translation Lookaside Buffer (TLB)
  - Think of it as a dedicated cache for page table
  - Small set-associative hardware cache in MMU
  - Contains complete page table entries for a small number of pages





- Solution: Translation Lookaside Buffer (TLB)
  - Think of it as a dedicated cache for page table
  - Small set-associative hardware cache in MMU
  - Contains complete page table entries for a small number of pages

















































A TLB hit eliminates a memory access















#### **TLB Miss**



A TLB miss incurs an additional memory access (the PTE) Fortunately, TLB misses are rare.

# **Today**


- Three Virtual Memory Optimizations
  - TI B
  - Page the page table (a.k.a., multi-level page table)
  - Virtually-indexed, physically-tagged cache
- Case-study: Intel Core i7/Linux example

- It needs to be at a specific location where we can find it
  - In main memory, with its start address stored in a special register (PTBR)


- It needs to be at a specific location where we can find it
  - In main memory, with its start address stored in a special register (PTBR)
- Assume 4KB page, 48-bit virtual memory, each PTE is 8 Bytes
  - 2<sup>36</sup> PTEs in a page table
  - 512 GB total size per page table??!!

- It needs to be at a specific location where we can find it
  - In main memory, with its start address stored in a special register (PTBR)
- Assume 4KB page, 48-bit virtual memory, each PTE is 8 Bytes
  - 2<sup>36</sup> PTEs in a page table
  - 512 GB total size per page table??!!
- Problem: Page tables are huge
  - One table per process!
  - Storing them all in main memory wastes space


- Observation: Only a small number of pages (working set) are accessed during a certain period of time, due to locality
- Put only the relevant page table entires in main memory
- Idea: Put Page Table in Virtual Memory and swap it just like data




- Observation: Only a small number of pages (working set) are accessed during a certain period of time, due to locality
- Put only the relevant page table entires in main memory
- Idea: Put Page Table in Virtual Memory and swap it just like data




- Observation: Only a small number of pages (working set) are accessed during a certain period of time, due to locality
- Put only the relevant page table entires in main memory
- Idea: Put Page Table in Virtual Memory and swap it just like data




- Observation: Only a small number of pages (working set) are accessed during a certain period of time, due to locality
- Put only the relevant page table entires in main memory
- Idea: Put Page Table in Virtual Memory and swap it just like data




- Observation: Only a small number of pages (working set) are accessed during a certain period of time, due to locality
- Put only the relevant page table entires in main memory
- Idea: Put Page Table in Virtual Memory and swap it just like data




- Observation: Only a small number of pages (working set) are accessed during a certain period of time, due to locality
- Put only the relevant page table entires in main memory
- Idea: Put Page Table in Virtual Memory and swap it just like data



- Observation: Only a small number of pages (working set) are accessed during a certain period of time, due to locality
- Put only the relevant page table entires in main memory
- Idea: Put Page Table in Virtual Memory and swap it just like data




- Observation: Only a small number of pages (working set) are accessed during a certain period of time, due to locality
- Put only the relevant page table entires in main memory
- Idea: Put Page Table in Virtual Memory and swap it just like data



### Effectively: A 2-Level Page Table

- Level 1 table:
  - Always in memory at a known location.
  - Each L1 PTE points to the start address of a L2 page table.
  - Bring that table to memory on-demand.
- Level 2 table:
  - Each PTE points to an actual data page



Virtual memory

VP 0

•••

**VP 1023** 

**VP 1024** 


•••


**VP 2047** 


unallocated pages

unallocated pages


**VP 9215** 











- Level 2 page table size:
  - $2^{32} / 2^{12} * 4 = 4 MB$
- Level 1 page table size:
  - $(2^{32} / 2^{12} * 4) / 2^{12} * 4 = 4 \text{ KB}$



















# Translating with a k-level Page Table





### **Today**


- Three Virtual Memory Optimizations
  - TLB
  - Page the page table (a.k.a., multi-level page table)
  - Virtually-indexed, physically-tagged cache
- Case-study: Intel Core i7/Linux example


- Address translation and cache accesses are serialized
  - First translate from VA to PA
  - Then use PA to access cache
  - Slow! Can we speed it up?














# Any Implications?

Virtual Address Virtual page number (VPN)


Page Offset

Physical Address


Tag

Set Index Cache Line Offset


# Any Implications?




• Assuming 4K page size, cache line size is 16 bytes.




- Assuming 4K page size, cache line size is 16 bytes.
- Set Index = 8 bits. Can only have 256 Sets => Limit cache size




- Assuming 4K page size, cache line size is 16 bytes.
- Set Index = 8 bits. Can only have 256 Sets => Limit cache size
- Increasing cache size then requires increasing associativity




- Assuming 4K page size, cache line size is 16 bytes.
- Set Index = 8 bits. Can only have 256 Sets => Limit cache size
- Increasing cache size then requires increasing associativity
  - Not ideal because that requires comparing more tags




- Assuming 4K page size, cache line size is 16 bytes.
- Set Index = 8 bits. Can only have 256 Sets => Limit cache size
- Increasing cache size then requires increasing associativity
  - Not ideal because that requires comparing more tags
- Solutions?




What if we use 9 bits for Set Index? More Sets now.



- What if we use 9 bits for Set Index? More Sets now.
- How can this still work???



- What if we use 9 bits for Set Index? More Sets now.
- How can this still work???
- The least significant bit in VPN and PPN must be the same




- What if we use 9 bits for Set Index? More Sets now.
- How can this still work???
- The least significant bit in VPN and PPN must be the same
- That is: an even VA must be mapped to an even PA, and an odd VA must be mapped to an odd PA


## **Today**


- Three Virtual Memory Optimizations
  - TLB
  - Page the page table (a.k.a., multi-level page table)
  - Virtually-indexed, physically-tagged cache
- Case-study: Intel Core i7/Linux example


## Intel Core i7 Memory System


#### **Processor package**

































## Core i7 Level 4 Page Table Entries



#### Each entry references a 4K child page. Significant fields:

P: Child page is present in memory (1) or not (0)

R/W: Read-only or read-write access permission for child page

**U/S:** User or supervisor mode access

**WT:** Write-through or write-back cache policy for this page


A: Reference bit (set by MMU on reads and writes, cleared by software)

D: Dirty bit (set by MMU on writes, cleared by software)

Page physical base address: 40 most significant bits of physical page address (forces pages to be 4KB aligned)

**XD:** Disable or enable instruction fetches from this page.

## Core i7 Level 1-3 Page Table Entries



#### Each entry references a 4K child page table. Significant fields:

**P:** Child page table present in physical memory (1) or not (0).

**R/W:** Read-only or read-write access access permission for all reachable pages.

**U/S:** user or supervisor (kernel) mode access permission for all reachable pages.

**WT:** Write-through or write-back cache policy for the child page table.

**A:** Reference bit (set by MMU on reads and writes, cleared by software).

**PS:** Page size either 4 KB or 4 MB (defined for Level 1 PTEs only).

Page table physical base address: 40 most significant bits of physical page table address (forces page tables to be 4KB aligned)

**XD:** Disable or enable instruction fetches from all pages reachable from this PTE.

## Core i7 Page Table Translation

