## **IMPORTANT POINTS:**

- 1. There are two functions simulate () and display () which needs to be implemented as a part of project.
- 2. There should be second command line argument (simulate/display) to distinguish these two functions:
  - a. Second command line argument is "simulate" Thly show State of Register File and Data Memory.
- 3. There should be third command line argument as "number of cycles" means up to this number of cycles simulation should run and produce output.

Example with three command line arguments while running the program:

- make
- ./apex\_sim input.asm simulate 50
  - o Simulate for 50 cycles and then show State of Register File and Data Memory at the end of 50 cycles or at the end of program (whichever comes first).
- make
- ./apex\_sim input.asm display 10
  - Simulate for 10 cycles and then show Instruction Flow as well as State of Register File and Data Memory at the end of 10 cycles or at the end of program (whichever comes first).

## SAMPLE TEST CASE:

MOVC R0,#4000 MOVC R1,#1 MOVC R2,#2 MOVC R3,#3 MOVC R4,#1 ADD R5,R0,R1 SUB R3,R3,R4 CMP R3,R2 BZ #-12 MUL R7,R5,R2 MOVC R8,#0 AND R9,R7,R8

MOVC R10,#500 MOVC R11,#10

**HALT** 

**DISPLAY GUIDELINES:** Below are output for first 5 clock cycles –

**Note:** The order of displaying the stages can be shown as given in the code template.

CLOCK CYCLE 1	
<ol> <li>Instruction at FETCHSTAGE&gt;</li> <li>Instruction at DECODE_RF_STAGE&gt;</li> <li>Instruction at EXSTAGE&gt;</li> <li>Instruction at MEMORYSTAGE&gt;</li> </ol>	EMPTY EMPTY EMPTY
5. Instruction at WRITEBACK_STAGE>	EMPTY
CLOCK CYCLE 2	
1. Instruction at FETCHSTAGE>	(I1: 4004) MOVC R1,#1
2. Instruction at DECODE_RF_STAGE>	
3. Instruction at EXSTAGE>	EMPTY
4. Instruction at MEMORYSTAGE>	EMPTY
5. Instruction at WRITEBACK STAGE>	EMPTY

```
CLOCK CYCLE 3
                                           (I2: 4008) MOVC R2,#2
1. Instruction at FETCH
                   STAGE --->
2. Instruction at DECODE_RF_STAGE --->
                                           (I1: 4004) MOVC R1,#1
3. Instruction at EX STAGE --->
                                           (I0: 4000) MOVC R0,#4000
4. Instruction at MEMORY STAGE --->
                                           EMPTY
5. Instruction at WRITEBACK_STAGE --->
                                           EMPTY
CLOCK CYCLE 4
                                           (I3: 4012) MOVC R3,#3
1. Instruction at FETCH STAGE --->
2. Instruction at DECODE_RF_STAGE --->
                                           (I2: 4008) MOVC R2,#2
3. Instruction at EX STAGE --->
                                           (I1: 4004) MOVC R1,#1
4. Instruction at MEMORY STAGE --->
                                           (I0: 4000) MOVC R0,#4000
5. Instruction at WRITEBACK STAGE --->
                                           EMPTY
CLOCK CYCLE 5
1. Instruction at FETCH ___STAGE --->
                                           (I4: 4016) MOVC R4,#1
2. Instruction at DECODE RF STAGE --->
                                           (I3: 4012) MOVC R3,#3
3. Instruction at EX STAGE --->
                                           (I2: 4008) MOVC R2,#2
4. Instruction at MEMORY STAGE --->
                                           (I1: 4004) MOVC R1,#1
5. Instruction at WRITEBACK STAGE --->
                                           (I0: 4000) MOVC R0.#4000
   ====== STATE OF ARCHITECTURAL REGISTER FILE =======
                         Value = 4000
      REG[00]
                                           Status = VALID
      REG[01]
                         Value = 1
                                           Status = VALID
                         Value = 2
      REG[02]
                                           Status = VALID
                         Value = 1
                                           Status = VALID
      REG[03]
      REG[04]
                         Value = 1
                                           Status = VALID
      REG[05]
                         Value = 4001
                                           Status = VALID
                         Value = 00
      REG[06]
                                           Status = VALID
                         Value = 8002
                                           Status = VALID
      REG[07]
      REG[08]
                         Value = 00
                                           Status = VALID
      REG[09]
                         Value = 00
                                           Status = VALID
                         Value = 00
      REG[10]
                                           Status = VALID
      REG[11]
                         Value = 00
                                           Status = VALID
                         Value = 00
      REG[12]
                                           Status = VALID
      REG[13]
                         Value = 00
                                           Status = VALID
      REG[14]
                         Value = 00
                                           Status = VALID
      REG[15]
                         Value = 00
                                           Status = VALID
    ====== STATE OF DATA MEMORY ========
      MEM[00]
                         Data Value = 00
      MEM[01]
                         Data Value = 00
      MEM[02]
                         Data Value = 00
      MEM[99]
                        Data Value = 00
```

## **Solution Without Forwarding:**

4000	10	MOVC R0,#4000	ST	CY	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30
4004	I1	MOVC R1,#1		7	10	11	I2	I3	I4	15	16	17	17	18	18	18	19	110	15	16	17	18	18	18	19	I10	I11	I12	I12	I12	I13			
4008	I2	MOVC R2,#2	D/	RF		10	I1	I2	I3	I4	15	I6	16	17	17	17	18	19		15	16	17	17	17	18	19	I10	I11	I11	I11	I12			
4012	13	MOVC R3,#3	E	X			10	I1	I2	13	I4	15		16			17	18			15	I6			17	18	19	I10			I11	I12		
4016	I4	MOVC R4,#1	M	EM				10	I1	I2	I3	I4	15		I6			17	18			15	I6			17	18	19	I10			I11	I12	
4020	15	ADD R5,R0,R1	V	В					10	I1	I2	13	I4	15		16			17	18			15	16			I7	18	19	I10			I11	I12
4024	16	SUB R3,R3,R4																																
4028	17	CMP R3,R2																																
4032	18	BZ #-12																																
4036	19	MUL R7,R5,R2																																
4040	I10	MOVC R8,#0																																
4044	I11	AND R9,R7,R8																													(			
4048	I12	HALT																																
4052	I13	MOVC R10,#500																																
4056	I14	MOVC R11,#10																																
		Stalling																																
		Flushed																																
		Branch taken																																
		Branch not taken																																

## Solution With Forwarding:

			1			-	_		_			_															1
4000	10	MOVC R0,#4000	]	ST/CY	1	2	3	4	5	6	7	_	9	10	11	12	13	14	15		17	18	19	20	21	22	2.
4004	I1	MOVC R1,#1		F	10	I1	12	I3	<b>I</b> 4	<b>I</b> 5	<b>I</b> 6	17	18	I9	I10	I5	I6	I7	I8	<b>I</b> 9	I10	I11	I12	I13			
4008	I2	MOVC R2,#2		D/RF		10	I1	I2	Ι3	<u>I4</u>	<b>I</b> 5	Ι6	I7	18	19		<b>I</b> 5	<b>I6</b>	I7	18	I9	I10	I11	I12			
4012	I3	MOVC R3,#3		EX			10	<b>I</b> 1	I2	<b>I</b> 3	<b>I4</b>	15	<b>I6</b>	<b>I</b> 7	18			<b>I</b> 5	<b>I</b> 6	<b>I</b> 7	I8	I9	I10	I11	I12		
4016	I4	MOVC R4,#1		MEM				10	Ι1	I2	Ι3	14	<b>I</b> 5	<b>I</b> 6	I7	18			<b>I</b> 5	<b>I</b> 6	I7	18	I9	I10	I11	I12	
4020	I5	ADD R5,R0,R1	]	WB					10	I1	I2	13	Ι4	<b>I</b> 5	I6	17	18			<b>I</b> 5	I6	17	18	19	I10	I11	I1
4024	I6	SUB R3,R3,R4																									П
4028	I7	CMP R3,R2	]																								
4032	18	BZ #-12																									
4036	19	MUL R7,R5,R2																									
4040	I10	MOVC R8,#0																									
4044	I11	AND R9,R7,R8																									
4048	I12	HALT																									
4052	I13	MOVC R10,#500																									
4056	I14	MOVC R11,#10																									
		Stalling																									
		Flushed																									
		Branch taken																									
		Branch not taken																									