```
## This file is a general
.xdc for the Arty A7-100
Rev. D and Rev. E
```

```
## To use it in a project:
## - uncomment the lines corresponding to used pins
## - rename the used ports (in each line, after
get ports) according to the top level signal names in
the project
## Clock signal
#set property -dict { PACKAGE PIN E3
                                    IOSTANDARD
LVCMOS33 } [get ports { CLK100MHZ }];
#IO_L12P_T1_MRCC_35 Sch=gclk[100]
#create clock -add -name sys clk pin -period 10.00
-waveform {0 5} [get ports { CLK100MHZ }];
## Switches
#set property -dict { PACKAGE PIN A8 IOSTANDARD
LVCMOS33 } [get ports { sw[0] }]; #IO L12N T1 MRCC 16
Sch=sw[0]
LVCMOS33 } [get ports { sw[1] }]; #IO L13P T2 MRCC 16
Sch=sw[1]
#set property -dict { PACKAGE PIN C10 IOSTANDARD
LVCMOS33 } [get ports { sw[2] }]; #IO L13N T2 MRCC 16
Sch=sw[2]
#set property -dict { PACKAGE PIN A10 IOSTANDARD
LVCMOS33 } [get ports { sw[3] }]; #IO L14P T2 SRCC 16
Sch=sw[3]
## RGB LEDs
#set property -dict { PACKAGE PIN E1 IOSTANDARD
LVCMOS33 } [get ports { led0 b }]; #IO L18N T2 35
Sch=led0 b
#set property -dict { PACKAGE PIN F6 IOSTANDARD
LVCMOS33 } [get ports { led0 g }]; #IO L19N T3 VREF 35
Sch=led0 g
```

```
#set property -dict { PACKAGE PIN G6 IOSTANDARD
LVCMOS33 } [get ports { led0 r }]; #IO L19P T3 35
Sch=led0 r
LVCMOS33 } [get ports { led1 b }]; #IO L20P T3 35
Sch=led1 b
#set property -dict { PACKAGE PIN J4 IOSTANDARD
LVCMOS33 } [get ports { led1 g }]; #IO L21P T3 DQS 35
Sch=led1 g
LVCMOS33 } [get ports { led1 r }]; #IO L20N T3 35
Sch=led1 r
#set property -dict { PACKAGE PIN H4 IOSTANDARD
LVCMOS33 } [get ports { led2_b }]; #IO_L21N_T3_DQS_35
Sch=led2 b
#set property -dict { PACKAGE PIN J2
LVCMOS33 } [get ports { led2 g }]; #IO L22N T3 35
Sch=led2 g
LVCMOS33 } [get ports { led2 r }]; #IO L22P T3 35
Sch=led2 r
LVCMOS33 } [get ports { led3 b }]; #IO L23P T3 35
Sch=led3 b
#set property -dict { PACKAGE PIN H6 IOSTANDARD
LVCMOS33 } [get ports { led3 g }]; #IO L24P T3 35
Sch=led3 g
#set property -dict { PACKAGE PIN K1 IOSTANDARD
LVCMOS33 } [get ports { led3 r }]; #IO L23N T3 35
Sch=led3 r
## LEDs
#set property -dict { PACKAGE PIN H5 IOSTANDARD
LVCMOS33 } [get ports { led[0] }]; #IO L24N T3 35
Sch=led[4]
#set property -dict { PACKAGE PIN J5 IOSTANDARD
LVCMOS33 } [get ports { led[1] }]; #IO 25 35 Sch=led[5]
#set property -dict { PACKAGE PIN T9 IOSTANDARD
LVCMOS33 } [get_ports { led[2] }];
#IO_L24P_T3_A01_D17_14 Sch=led[6]
LVCMOS33 } [get ports { led[3] }];
#IO_L24N_T3_A00_D16_14 Sch=led[7]
```

```
## Buttons
```

```
#set property -dict { PACKAGE PIN D9
                              IOSTANDARD
LVCMOS33 } [get ports { btn[0] }]; #IO L6N T0 VREF 16
Sch=btn[0]
#set property -dict { PACKAGE PIN C9 IOSTANDARD
LVCMOS33 } [get ports { btn[1] }]; #IO L11P T1 SRCC 16
Sch=btn[1]
#set property -dict { PACKAGE PIN B9 IOSTANDARD
LVCMOS33 } [get ports { btn[2] }]; #IO L11N T1 SRCC 16
Sch=btn[2]
#set property -dict { PACKAGE PIN B8 IOSTANDARD
LVCMOS33 } [get ports { btn[3] }]; #IO L12P T1 MRCC 16
Sch=btn[3]
## Pmod Header JA
LVCMOS33 } [get ports { ja[0] }]; #IO_0_15 Sch=ja[1]
LVCMOS33 } [get ports { ja[1] }]; #IO L4P T0 15
Sch=ja[2]
#set property -dict { PACKAGE PIN All IOSTANDARD
LVCMOS33 } [get ports { ja[2] }]; #IO L4N TO 15
Sch=ja[3]
LVCMOS33 } [get ports { ja[3] }]; #IO L6P T0 15
Sch=ja[4]
LVCMOS33 } [get ports { ja[4] }]; #IO L6N T0 VREF 15
Sch=ja[7]
LVCMOS33 } [get_ports { ja[5] }]; #IO_L10P_T1_AD11P_15
Sch=ja[8]
#set property -dict { PACKAGE PIN A18 IOSTANDARD
LVCMOS33 } [get_ports { ja[6] }]; #IO_L10N_T1_AD11N_15
Sch=ja[9]
```

```
LVCMOS33 } [get ports { jb[0] }]; #IO L11P T1 SRCC 15
Sch=jb p[1]
LVCMOS33 } [get ports { jb[1] }]; #IO L11N T1 SRCC 15
Sch=jb n[1]
LVCMOS33 } [get ports { jb[2] }]; #IO L12P T1 MRCC 15
Sch=jb p[2]
LVCMOS33 } [get_ports { jb[3] }]; #IO_L12N_T1_MRCC_15
Sch=jb n[2]
#set property -dict { PACKAGE PIN J17 IOSTANDARD
LVCMOS33 } [get ports { jb[4] }]; #IO L23P T3 FOE B 15
Sch=jb_p[3]
#set property -dict { PACKAGE PIN J18 IOSTANDARD
LVCMOS33 } [get ports { jb[5] }]; #IO L23N T3 FWE B 15
Sch=jb n[3]
#set property -dict { PACKAGE PIN K15 IOSTANDARD
LVCMOS33 } [get ports { jb[6] }]; #IO L24P T3 RS1 15
Sch=jb p[4]
#set property -dict { PACKAGE PIN J15 IOSTANDARD
LVCMOS33 } [get ports { jb[7] }]; #IO L24N T3 RSO 15
Sch=jb n[4]
## Pmod Header JC
#set property -dict { PACKAGE PIN U12 IOSTANDARD
LVCMOS33 } [get_ports { jc[0] }];
#IO L20P T3 A08 D24 14 Sch=jc p[1]
LVCMOS33 } [get_ports { jc[1] }];
#IO L20N T3 A07 D23 14 Sch=jc n[1]
#set property -dict { PACKAGE PIN V10 IOSTANDARD
LVCMOS33 } [get ports { jc[2] }]; #IO L21P T3 DQS 14
Sch=jc p[2]
#set property -dict { PACKAGE PIN V11 IOSTANDARD
LVCMOS33 } [get ports { jc[3] }];
#IO L21N T3 DQS A06 D22 14 Sch=jc n[2]
LVCMOS33 } [get ports { jc[4] }];
#IO L22P T3 A05 D21 14 Sch=jc p[3]
```

```
#set property -dict { PACKAGE PIN V14 IOSTANDARD
LVCMOS33 } [get ports { jc[5] }];
#IO L22N T3 A04 D20 14 Sch=jc n[3]
#set property -dict { PACKAGE PIN T13 IOSTANDARD
LVCMOS33 } [get ports { jc[6] }];
#IO L23P T3 A03 D19 14 Sch=jc p[4]
LVCMOS33 } [get ports { jc[7] }];
#IO L23N T3 A02 D18 14 Sch=jc n[4]
## Pmod Header JD
#set property -dict { PACKAGE PIN D4 IOSTANDARD
LVCMOS33 } [get ports { jd[0] }]; #IO L11N T1 SRCC 35
Sch=jd[1]
#set property -dict { PACKAGE PIN D3 IOSTANDARD
LVCMOS33 } [get ports { jd[1] }]; #IO L12N T1 MRCC 35
#set property -dict { PACKAGE PIN F4 IOSTANDARD
LVCMOS33 } [get ports { jd[2] }]; #IO L13P T2 MRCC 35
Sch=jd[3]
LVCMOS33 } [get ports { jd[3] }]; #IO L13N T2 MRCC 35
Sch=jd[4]
#set property -dict { PACKAGE PIN E2 IOSTANDARD
LVCMOS33 } [get ports { jd[4] }]; #IO L14P T2 SRCC 35
Sch=jd[7]
#set property -dict { PACKAGE PIN D2
                                  IOSTANDARD
LVCMOS33 } [get ports { jd[5] }]; #IO L14N T2 SRCC 35
Sch=jd[8]
#set property -dict { PACKAGE PIN H2 IOSTANDARD
LVCMOS33 } [get_ports { jd[6] }]; #IO_L15P_T2_DQS_35
Sch=jd[9]
#set property -dict { PACKAGE PIN G2 IOSTANDARD
LVCMOS33 } [get ports { jd[7] }]; #IO L15N T2 DQS 35
Sch=jd[10]
## USB-UART Interface
LVCMOS33 } [get ports { uart rxd out }];
#IO L19N T3 VREF 16 Sch=uart rxd out
```

```
#set property -dict { PACKAGE PIN A9
LVCMOS33 } [get ports { uart txd in }];
#IO L14N T2 SRCC 16 Sch=uart txd in
## ChipKit Outer Digital Header
#set property -dict { PACKAGE PIN V15 IOSTANDARD
LVCMOS33 } [get ports { ck io0 }];
#IO L16P T2 CSI B 14 Sch=ck io[0]
LVCMOS33 } [get ports { ck io1 }];
#IO L18P T2 A12 D28 14 Sch=ck io[1]
#set property -dict { PACKAGE PIN P14 IOSTANDARD
LVCMOS33 } [get ports { ck io2 }]; #IO L8N T1 D12 14
Sch=ck io[2]
#set property -dict { PACKAGE PIN T11 IOSTANDARD
LVCMOS33 } [get ports { ck io3 }];
#IO L19P T3 A10 D26 14 Sch=ck io[3]
#set property -dict { PACKAGE PIN R12 IOSTANDARD
LVCMOS33 } [get ports { ck io4 }]; #IO L5P T0 D06 14
Sch=ck io[4]
LVCMOS33 } [get ports { ck io5 }]; #IO L14P T2 SRCC 14
Sch=ck io[5]
LVCMOS33 } [get ports { ck io6 }]; #IO L14N T2 SRCC 14
Sch=ck io[6]
LVCMOS33 } [get_ports { ck_io7 }];
#IO L15N T2 DQS DOUT CSO B 14 Sch=ck io[7]
#set property -dict { PACKAGE PIN N15 IOSTANDARD
LVCMOS33 } [get_ports { ck_io8 }]; #IO_L11P_T1_SRCC_14
Sch=ck io[8]
#set property -dict { PACKAGE PIN M16 IOSTANDARD
LVCMOS33 } [get ports { ck io9 }]; #IO L10P T1 D14 14
Sch=ck io[9]
#set property -dict { PACKAGE PIN V17 IOSTANDARD
LVCMOS33 } [get_ports { ck_io10 }];
#IO L18N T2 A11 D27 14 Sch=ck io[10]
LVCMOS33 } [get ports { ck io11 }];
#IO L17N T2 A13 D29 14 Sch=ck io[11]
```

```
LVCMOS33 } [get ports { ck io12 }]; #IO L12N T1 MRCC 14
Sch=ck io[12]
#set property -dict { PACKAGE PIN P17 IOSTANDARD
LVCMOS33 } [get ports { ck io13 }]; #IO L12P T1 MRCC 14
Sch=ck io[13]
## ChipKit Inner Digital Header
#set property -dict { PACKAGE PIN U11 IOSTANDARD
LVCMOS33 } [get ports { ck io26 }];
#IO L19N T3 A09 D25 VREF 14 Sch=ck io[26]
#set property -dict { PACKAGE PIN V16 IOSTANDARD
LVCMOS33 } [get ports { ck io27 }];
#IO_L16N_T2_A15_D31_14 Sch=ck_io[27]
#set property -dict { PACKAGE PIN M13 IOSTANDARD
LVCMOS33 } [get ports { ck io28 }];
#IO L6N T0 D08 VREF 14 Sch=ck io[28]
#set property -dict { PACKAGE PIN R10 IOSTANDARD
LVCMOS33 } [get ports { ck io29 }]; #IO 25 14
Sch=ck io[29]
#set property -dict { PACKAGE PIN R11 IOSTANDARD
LVCMOS33 } [get ports { ck io30 }]; #IO 0 14
Sch=ck io[30]
LVCMOS33 } [get ports { ck io31 }]; #IO L5N T0 D07 14
Sch=ck io[31]
LVCMOS33 } [get_ports { ck_io32 }]; #IO_L13N_T2_MRCC_14
Sch=ck io[32]
LVCMOS33 } [get_ports { ck_io33 }]; #IO_L13P_T2_MRCC_14
Sch=ck io[33]
LVCMOS33 } [get ports { ck io34 }];
#IO_L15P_T2_DQS_RDWR_B_14 Sch=ck_io[34]
#set property -dict { PACKAGE PIN N16 IOSTANDARD
LVCMOS33 } [get_ports { ck_io35 }]; #IO_L11N_T1_SRCC_14
Sch=ck io[35]
#set property -dict { PACKAGE PIN N14 IOSTANDARD
LVCMOS33 } [get_ports { ck_io36 }]; #IO_L8P_T1_D11_14
Sch=ck io[36]
```

```
LVCMOS33 } [get ports { ck io37 }];
#IO L17P T2 A14 D30 14 Sch=ck io[37]
#set property -dict { PACKAGE PIN T18 IOSTANDARD
LVCMOS33 } [get ports { ck io38 }]; #IO L7N T1 D10 14
Sch=ck io[38]
#set property -dict { PACKAGE PIN R18 IOSTANDARD
LVCMOS33 } [get ports { ck io39 }]; #IO L7P T1 D09 14
Sch=ck io[39]
LVCMOS33 } [get ports { ck io40 }];
#IO L9N T1 DQS D13 14 Sch=ck io[40]
LVCMOS33 } [get ports { ck io41 }]; #IO L9P T1 DQS 14
Sch=ck_io[41]
## ChipKit Outer Analog Header - as Single-Ended Analog
Inputs
## NOTE: These ports can be used as single-ended analog
inputs with voltages from 0-3.3V (ChipKit analog pins
A0-A5) or as digital I/O.
## WARNING: Do not use both sets of constraints at the
same time!
## NOTE: The following constraints should be used with
the XADC IP core when using these ports as analog
inputs.
#set property -dict { PACKAGE PIN C5
                                     IOSTANDARD
LVCMOS33 } [get ports { vaux4 n }]; #IO L1N TO AD4N 35
        Sch=ck an n[0] ChipKit pin=A0
#set property -dict { PACKAGE PIN C6 IOSTANDARD
LVCMOS33 } [get_ports { vaux4_p }]; #IO_L1P_T0_AD4P_35
        Sch=ck an p[0] ChipKit pin=A0
#set property -dict { PACKAGE PIN A5 IOSTANDARD
LVCMOS33 } [get_ports { vaux5_n }];
#IO L3N TO DQS AD5N 35 Sch=ck an n[1] ChipKit pin=A1
#set property -dict { PACKAGE PIN A6 IOSTANDARD
LVCMOS33 } [get ports { vaux5 p }];
#IO L3P TO DQS AD5P 35 Sch=ck an p[1] ChipKit pin=A1
#set property -dict { PACKAGE PIN B4 IOSTANDARD
LVCMOS33 } [get ports { vaux6 n }]; #IO L7N T1 AD6N 35
        Sch=ck an n[2] ChipKit pin=A2
```

```
LVCMOS33 } [get ports { vaux6 p }]; #IO L7P T1 AD6P 35
       Sch=ck an p[2] ChipKit pin=A2
#set property -dict { PACKAGE PIN A1
                               IOSTANDARD
LVCMOS33 } [get ports { vaux7 n }];
#IO L9N T1 DQS AD7N 35 Sch=ck an n[3] ChipKit pin=A3
#set property -dict { PACKAGE PIN B1
                               IOSTANDARD
LVCMOS33 } [get ports { vaux7 p }];
#IO L9P T1 DQS AD7P 35 Sch=ck an p[3] ChipKit pin=A3
#set property -dict { PACKAGE PIN B2
                               IOSTANDARD
LVCMOS33 } [get ports { vaux15 n }];
#IO L10N T1 AD15N 35 Sch=ck an n[4] ChipKit pin=A4
LVCMOS33 } [get ports { vaux15 p }];
#IO L10P T1 AD15P_35 Sch=ck_an_p[4] ChipKit pin=A4
#set property -dict { PACKAGE PIN C14 IOSTANDARD
LVCMOS33 } [get ports { vaux0 n }]; #IO L1N TO AD0N 15
       Sch=ck an n[5] ChipKit pin=A5
LVCMOS33 } [get ports { vaux0 p }]; #IO L1P TO AD0P 15
       Sch=ck an p[5] ChipKit pin=A5
## ChipKit Outer Analog Header - as Digital I/O
## NOTE: The following constraints should be used when
using these ports as digital I/O.
#set property -dict { PACKAGE PIN F5 IOSTANDARD
LVCMOS33 } [get ports { ck a0 }]; #IO 0 35 Sch=ck a[0]
#set property -dict { PACKAGE PIN D8 IOSTANDARD
LVCMOS33 } [get ports { ck al }]; #IO L4P T0 35
Sch=ck_a[1]
LVCMOS33 } [get ports { ck a2 }]; #IO L4N T0 35
Sch=ck a[2]
LVCMOS33 } [get ports { ck a3 }]; #IO L6P T0 35
Sch=ck a[3]
LVCMOS33 } [get ports { ck a4 }]; #IO L6N T0 VREF 35
Sch=ck a[4]
#set property -dict { PACKAGE PIN D5 IOSTANDARD
LVCMOS33 } [get ports { ck a5 }]; #IO L11P T1 SRCC 35
Sch=ck a[5]
```

```
Inputs
## NOTE: These ports can be used as differential analog
inputs with voltages from 0-1.0V (ChipKit analog pins
A6-A11) or as digital I/O.
## WARNING: Do not use both sets of constraints at the
same time!
## NOTE: The following constraints should be used with
the XADC core when using these ports as analog inputs.
#set property -dict { PACKAGE PIN B7
                                     IOSTANDARD
LVCMOS33 } [get ports { vaux12 p }];
#IO L2P TO AD12P 35 Sch=ad p[12] ChipKit pin=A6
#set property -dict { PACKAGE PIN B6
                                     IOSTANDARD
LVCMOS33 } [get ports { vaux12 n }];
#IO L2N TO AD12N 35 Sch=ad n[12] ChipKit pin=A7
#set property -dict { PACKAGE PIN E6
                                      IOSTANDARD
LVCMOS33 } [get ports { vaux13 p }];
#IO L5P TO AD13P 35 Sch=ad p[13] ChipKit pin=A8
#set property -dict { PACKAGE PIN E5 IOSTANDARD
LVCMOS33 } [get ports { vaux13 n }];
#IO L5N TO AD13N 35 Sch=ad n[13] ChipKit pin=A9
#set property -dict { PACKAGE PIN A4 IOSTANDARD
LVCMOS33 } [get ports { vaux14 p }];
#IO L8P T1 AD14P 35 Sch=ad p[14] ChipKit pin=A10
#set property -dict { PACKAGE PIN A3 IOSTANDARD
LVCMOS33 } [get ports { vaux14 n }];
#IO L8N T1 AD14N 35 Sch=ad n[14] ChipKit pin=A11
## ChipKit Inner Analog Header - as Digital I/O
## NOTE: The following constraints should be used when
using the inner analog header ports as digital I/O.
LVCMOS33 } [get ports { ck a6 }]; #IO L2P TO AD12P 35
Sch=ad p[12]
#set property -dict { PACKAGE PIN B6 IOSTANDARD
LVCMOS33 } [get ports { ck a7 }]; #IO L2N TO AD12N 35
Sch=ad n[12]
#set property -dict { PACKAGE PIN E6
                                     IOSTANDARD
LVCMOS33 } [get_ports { ck_a8 }]; #IO_L5P_T0_AD13P_35
Sch=ad p[13]
#set property -dict { PACKAGE PIN E5
                                      IOSTANDARD
LVCMOS33 } [get_ports { ck_a9 }]; #IO_L5N_T0_AD13N_35
Sch=ad n[13]
```

ChipKit Inner Analog Header - as Differential Analog

```
#set property -dict { PACKAGE PIN A4 IOSTANDARD
LVCMOS33 } [get ports { ck al0 }]; #IO L8P T1 AD14P 35
Sch=ad p[14]
#set property -dict { PACKAGE PIN A3 IOSTANDARD
LVCMOS33 } [get ports { ck all }]; #IO L8N T1 AD14N 35
Sch=ad n[14]
## ChipKit SPI
LVCMOS33 } [get ports { ck miso }]; #IO L17N T2 35
Sch=ck miso
#set property -dict { PACKAGE PIN H1 IOSTANDARD
LVCMOS33 } [get ports { ck mosi }]; #IO L17P T2 35
Sch=ck mosi
LVCMOS33 } [get ports { ck sck }]; #IO L18P T2 35
LVCMOS33 } [get ports { ck ss }]; #IO L16N T2 35
Sch=ck ss
## ChipKit I2C
LVCMOS33 } [get ports { ck scl }]; #IO L4P T0 D04 14
Sch=ck scl
#set property -dict { PACKAGE PIN M18 IOSTANDARD
LVCMOS33 } [get_ports { ck_sda }]; #IO_L4N_T0_D05_14
Sch=ck sda
#set property -dict { PACKAGE PIN A14 IOSTANDARD
LVCMOS33 } [get ports { scl pup }];
#IO L9N T1 DQS AD3N 15 Sch=scl pup
#set property -dict { PACKAGE PIN A13 IOSTANDARD
LVCMOS33 } [get ports { sda pup }];
#IO_L9P_T1_DQS_AD3P_15 Sch=sda_pup
## Misc. ChipKit Ports
LVCMOS33 } [get ports { ck ioa }]; #IO L10N T1 D15 14
Sch=ck ioa
```

```
LVCMOS33 } [get ports { ck rst }]; #IO L16P T2 35
Sch=ck rst
## SMSC Ethernet PHY
#set property -dict { PACKAGE PIN D17 IOSTANDARD
LVCMOS33 } [get ports { eth col }]; #IO L16N T2 A27 15
Sch=eth col
LVCMOS33 } [get_ports { eth_crs }];
#IO L15N T2 DQS ADV B 15 Sch=eth crs
#set property -dict { PACKAGE PIN F16 IOSTANDARD
LVCMOS33 } [get ports { eth mdc }]; #IO L14N T2 SRCC 15
Sch=eth mdc
#set property -dict { PACKAGE PIN K13 IOSTANDARD
LVCMOS33 } [get ports { eth mdio }]; #IO L17P T2 A26 15
Sch=eth mdio
LVCMOS33 } [get ports { eth ref clk }];
#IO L22P T3 A17 15 Sch=eth ref clk
LVCMOS33 } [get ports { eth rstn }]; #IO L20P T3 A20 15
Sch=eth rstn
LVCMOS33 } [get ports { eth rx clk }];
#IO_L14P_T2_SRCC_15 Sch=eth_rx_clk
#set property -dict { PACKAGE PIN G16 IOSTANDARD
LVCMOS33 } [get_ports { eth_rx_dv }];
#IO L13N T2 MRCC 15 Sch=eth rx dv
LVCMOS33 } [get_ports { eth_rxd[0] }];
#IO L21N T3 DQS A18 15 Sch=eth rxd[0]
LVCMOS33 } [get ports { eth rxd[1] }];
#IO L16P T2 A28 15 Sch=eth rxd[1]
LVCMOS33 } [get_ports { eth_rxd[2] }];
#IO L21P T3 DQS 15 Sch=eth rxd[2]
#set property -dict { PACKAGE PIN G17 IOSTANDARD
LVCMOS33 } [get ports { eth rxd[3] }];
#IO L18N T2 A23 15 Sch=eth rxd[3]
```

```
#set property -dict { PACKAGE PIN C17
                                IOSTANDARD
LVCMOS33 } [get ports { eth rxerr }];
#IO L20N T3 A19 15 Sch=eth rxerr
LVCMOS33 } [get ports { eth tx clk }];
#IO L13P T2 MRCC 15 Sch=eth tx clk
#set property -dict { PACKAGE PIN H15
                                 IOSTANDARD
LVCMOS33 } [get ports { eth tx en }];
#IO L19N T3 A21 VREF 15 Sch=eth tx en
LVCMOS33 } [get ports { eth txd[0] }];
#IO L15P T2 DQS 15 Sch=eth txd[0]
#set property -dict { PACKAGE PIN J14
                                 IOSTANDARD
LVCMOS33 } [get ports { eth txd[1] }];
#IO_L19P_T3_A22_15 Sch=eth_txd[1]
#set_property -dict { PACKAGE PIN J13
                                 IOSTANDARD
LVCMOS33 } [get ports { eth txd[2] }];
#IO L17N T2 A25 15 Sch=eth txd[2]
LVCMOS33 } [get ports { eth txd[3] }];
#IO L18P T2 A24 15 Sch=eth txd[3]
## Ouad SPI Flash
#set property -dict { PACKAGE PIN L13 IOSTANDARD
LVCMOS33 } [get ports { qspi cs }]; #IO L6P T0 FCS B 14
Sch=qspi cs
#set property -dict { PACKAGE PIN K17
                                 IOSTANDARD
LVCMOS33 } [get_ports { qspi_dq[0] }];
#IO L1P TO D00 MOSI 14 Sch=qspi dq[0]
LVCMOS33 } [get_ports { qspi_dq[1] }];
#IO L1N T0 D01 DIN 14 Sch=qspi dq[1]
LVCMOS33 } [get ports { qspi dq[2] }];
#IO L2P T0 D02 14 Sch=qspi dq[2]
#set property -dict { PACKAGE PIN M14
                                 IOSTANDARD
LVCMOS33 } [get_ports { qspi_dq[3] }];
#IO L2N T0 D03 14 Sch=qspi dq[3]
```

Power Measurements

```
#set property -dict { PACKAGE PIN B17 IOSTANDARD
LVCMOS33 } [get ports { vsnsvu n }];
#IO L7N T1 AD2N 15 Sch=ad n[2]
#set property -dict { PACKAGE PIN B16 IOSTANDARD
LVCMOS33 } [get ports { vsnsvu p }];
#IO L7P T1 AD2P 15 Sch=ad p[2]
LVCMOS33 } [get_ports { vsns5v0_n }];
#IO L3N T0 DQS AD1N 15 Sch=ad n[1]
LVCMOS33 } [get_ports { vsns5v0_p }];
#IO L3P T0 DQS AD1P 15 Sch=ad p[1]
LVCMOS33 } [get ports { isns5v0 n }];
#IO_L5N_T0_AD9N_15 Sch=ad_n[9]
LVCMOS33 } [get ports { isns5v0 p }];
#IO_L5P_T0_AD9P_15 Sch=ad_p[9]
LVCMOS33 } [get_ports { isns0v95_n }];
#IO L8N T1 AD10N 15 Sch=ad n[10]
#set property -dict { PACKAGE PIN A15 IOSTANDARD
LVCMOS33 } [get_ports { isns0v95_p }];
#IO L8P T1 AD10P 15 Sch=ad p[10]
```

Give feedback

7 Series FPGAs Data Sheet: Overview

https://docs.xilinx.com/v/u/en-US/ds180 7Series Overview

Arty A7 E2 Schematic:

https://digilent.com/reference/_media/programmable-logic/arty-a7/arty-a7-e2-sch.pdf

Programming Guide:

https://digilent.com/reference/learn/programmable-logic/tutorials/arty-programming-guide/start

.XDC for Shakti

This file is a general .xdc for the Arty A7-100 Rev. D

To use it in a project:

- uncomment the lines corresponding to used pins

- rename the used ports (in each line, after get_ports) according to the top level signal names in the project

```
## Pmod Header JB
#IO L11P T1 SRCC 15 Sch=jb p[1]
set property -dict { PACKAGE PIN E16 | IOSTANDARD LVCMOS33 } [get ports { i2c0 scl }];
#IO_L11N_T1_SRCC_15 Sch=jb_n[1]
set_property -dict { PACKAGE_PIN D15 | IOSTANDARD LVCMOS33 } [get_ports { gpio 14 }];
#IO L12P T1 MRCC 15 Sch=jb p[2]
set_property PULLDOWN true [get_ports { gpio_14 }];
set_property -dict { PACKAGE_PIN C15 | IOSTANDARD LVCMOS33 } [get_ports { gpio_15 }];
#IO L12N T1 MRCC 15 Sch=jb n[2]
set_property PULLDOWN true [get_ports { gpio_15 }];
## Pmod Header JC
#set_property -dict { PACKAGE_PIN U12 IOSTANDARD LVCMOS33 } [get_ports { spi1_nss }];
#IO L20P T3 A08 D24 14 Sch=jc p[1]
#set_property -dict { PACKAGE_PIN V12 | IOSTANDARD LVCMOS33 } [get_ports { spi1_mosi
}]; #IO L20N T3 A07 D23 14 Sch=jc n[1]
#set_property -dict { PACKAGE_PIN V10 | IOSTANDARD LVCMOS33 } [get ports { spi1 | miso
}]; #IO_L21P_T3_DQS_14 Sch=jc_p[2]
#set_property -dict { PACKAGE_PIN_U14 | IOSTANDARD_LVCMOS33 } [get_ports { spi1 | sclk ]
}]; #IO L22P T3 A05 D21 14 Sch=jc p[3]
## USB-UART Interface
set_property -dict { PACKAGE_PIN D10 | IOSTANDARD LVCMOS33 } [get_ports { uart0_SOUT
}]; #IO L19N T3 VREF 16 Sch=uart rxd out
#IO_L14N_T2_SRCC_16 Sch=uart_txd_in
## ChipKit Outer Digital Header
#IO L16P T2 CSI B 14 Sch=ck io[0]
set_property PULLDOWN true [get_ports { io7_cell }];
set_property -dict { PACKAGE_PIN U16 | IOSTANDARD LVCMOS33 } [get_ports { io8_cell }];
#IO_L18P_T2_A12_D28_14 Sch=ck_io[1]
set property PULLDOWN true [get ports { io8 cell }];
set_property -dict { PACKAGE_PIN P14 | IOSTANDARD LVCMOS33 } [get_ports { io9_cell }];
#IO_L8N_T1_D12_14 Sch=ck_io[2]
set property PULLDOWN true [get ports { io9 cell }];
set_property -dict { PACKAGE_PIN T11 | IOSTANDARD LVCMOS33 } [get_ports { io10_cell }];
#IO L19P T3 A10 D26 14 Sch=ck io[3]
set_property PULLDOWN true [get_ports { io10_cell }];
```

```
set property -dict { PACKAGE PIN R12 | IOSTANDARD LVCMOS33 } [get ports { gpio 4 }];
#IO_L5P_T0_D06_14 Sch=ck_io[4]
set_property PULLDOWN true [get_ports { gpio_4 }];
set_property -dict { PACKAGE_PIN T14 | IOSTANDARD LVCMOS33 } [get_ports { io12_cell }];
#IO_L14P_T2_SRCC_14 Sch=ck_io[5]
set_property PULLDOWN true [get_ports { io12_cell }];
set_property -dict { PACKAGE_PIN T15 | IOSTANDARD LVCMOS33 } [get_ports { io13 | cell | }];
#IO_L14N_T2_SRCC_14 Sch=ck_io[6]
set_property PULLDOWN true [get_ports { io13_cell }];
set property -dict { PACKAGE PIN T16 | IOSTANDARD LVCMOS33 } [get ports { gpio 7 }];
#IO_L15N_T2_DQS_DOUT_CSO_B_14 Sch=ck_io[7]
set_property PULLDOWN true [get_ports { gpio_7 }];
set property -dict { PACKAGE PIN N15 | IOSTANDARD LVCMOS33 } [get ports { gpio 8 }];
#IO_L11P_T1_SRCC_14 Sch=ck_io[8]
set_property PULLDOWN true [get_ports { gpio_8 }];
#IO_L10P_T1_D14_14 Sch=ck_io[9]
set property PULLDOWN true [get ports { io16 cell }];
set_property -dict { PACKAGE_PIN V17 IOSTANDARD LVCMOS33 } [get_ports { io17_cell }];
#IO L18N T2 A11 D27 14 Sch=ck io[10]
set_property PULLDOWN true [get_ports { io17_cell }];
#IO L17N T2 A13 D29 14 Sch=ck io[11]
set property PULLDOWN true [get_ports { io18_cell }];
set_property -dict { PACKAGE_PIN R17 IOSTANDARD LVCMOS33 } [get_ports { io19_cell }];
#IO L12N T1 MRCC 14 Sch=ck io[12]
set_property PULLDOWN true [get_ports { io19_cell }];
set_property -dict { PACKAGE_PIN P17 IOSTANDARD LVCMOS33 } [get_ports { io20_cell }];
#IO_L12P_T1_MRCC_14 Sch=ck_io[13]
set_property PULLDOWN true [get_ports { io20_cell }];
## LEDs
set_property -dict { PACKAGE_PIN H5
                                 IOSTANDARD LVCMOS33 } [get_ports { gpio_16 }];
#IO_L24N_T3_35 Sch=led[4]
set_property -dict { PACKAGE_PIN J5
                                IOSTANDARD LVCMOS33 } [get_ports { gpio_17 }];
#IO 25 35 Sch=led[5]
#IO L24P T3 A01 D17 14 Sch=led[6]
set_property -dict { PACKAGE_PIN T10 IOSTANDARD LVCMOS33 } [get_ports { gpio_19 }];
#IO_L24N_T3_A00_D16_14 Sch=led[7]
## Buttons
set property -dict { PACKAGE PIN D9
                                 IOSTANDARD LVCMOS33 } [get ports { gpio 20 }];
#IO_L6N_T0_VREF_16 Sch=btn[0]
```

```
set property -dict { PACKAGE PIN C9
                             IOSTANDARD LVCMOS33 \ [get ports \{ gpio 21 \}];
#IO_L11P_T1_SRCC_16 Sch=btn[1]
set property -dict { PACKAGE PIN B9
                             IOSTANDARD LVCMOS33 \ [get ports \{ gpio 22 \}];
#IO L11N T1 SRCC 16 Sch=btn[2]
set property -dict { PACKAGE PIN B8
                             IOSTANDARD LVCMOS33 \ [get ports \ gpio 23 \];
#IO_L12P_T1_MRCC_16 Sch=btn[3]
## Pmod Header JD
set_property -dict { PACKAGE_PIN D4
                             IOSTANDARD LVCMOS33 \ [get ports \{ gpio 24 \}];
#IO L11N T1 SRCC 35 Sch=jd[1]
set_property PULLDOWN true [get_ports { gpio_24 }];
#IO L12N T1 MRCC 35 Sch=jd[2]
set_property PULLDOWN true [get_ports { gpio_25 }];
set property -dict { PACKAGE PIN F4 | IOSTANDARD LVCMOS33 } [get ports { gpio 26 }];
#IO_L13P_T2_MRCC_35 Sch=jd[3]
set_property PULLDOWN true [get_ports { gpio_26 }];
set property -dict { PACKAGE PIN F3 | IOSTANDARD LVCMOS33 } [get ports { gpio 27 }];
#IO_L13N_T2_MRCC_35 Sch=jd[4]
set property PULLDOWN true [get ports { gpio 27 }];
set property -dict { PACKAGE PIN E2 | IOSTANDARD LVCMOS33 } [get ports { gpio 28 }];
#IO_L14P_T2_SRCC_35 Sch=jd[7]
set_property PULLDOWN true [get_ports { gpio_28 }];
set property -dict { PACKAGE PIN D2 | IOSTANDARD LVCMOS33 } [get ports { gpio 29 }];
#IO_L14N_T2_SRCC_35 Sch=jd[8]
set property PULLDOWN true [get ports { gpio 29 }];
#IO L15P T2 DQS 35 Sch=jd[9]
set property PULLDOWN true [get_ports { gpio_30 }];
#IO_L15N_T2_DQS_35 Sch=jd[10]
set property PULLDOWN true [get ports { gpio 31 }];
# ChipKit Outer Analog Header - as Single-Ended Analog Inputs
# NOTE: These ports can be used as single-ended analog inputs with voltages from 0-3.3V
(ChipKit analog pins A0-A5) or as digital I/O.
#IO L1N T0 AD4N 35
                          Sch=ck an n[0]
                                          ChipKit pin=A0
#IO L1P T0 AD4P 35
                                          ChipKit pin=A0
                          Sch=ck an p[0]
set property -dict { PACKAGE PIN A5 | IOSTANDARD LVCMOS33 } [get ports { vauxn5 | }];
#IO_L3N_T0_DQS_AD5N_35
                          Sch=ck_an_n[1]
                                          ChipKit pin=A1
#IO_L3P_T0_DQS_AD5P_35
                          Sch=ck_an_p[1]
                                          ChipKit pin=A1
```

```
#IO_L7N_T1_AD6N_35
                      Sch=ck_an_n[2]
                                    ChipKit pin=A2
set property -dict { PACKAGE PIN C4 | IOSTANDARD LVCMOS33 } [get ports { vauxp6 }];
#IO L7P T1 AD6P 35
                      Sch=ck an p[2]
                                    ChipKit pin=A2
#IO L9N T1 DQS AD7N 35
                      Sch=ck an n[3]
                                    ChipKit pin=A3
#IO L9P T1 DQS AD7P 35
                      Sch=ck an p[3]
                                    ChipKit pin=A3
set_property -dict { PACKAGE_PIN B2 | IOSTANDARD LVCMOS33 } [get_ports { vauxn15 }];
#IO L10N T1 AD15N 35
                 Sch=ck an n[4]
                               ChipKit pin=A4
set property -dict { PACKAGE PIN B3 | IOSTANDARD LVCMOS33 } [get ports { vauxp15 }];
#IO L10P T1 AD15P 35
                 Sch=ck_an_p[4]
                               ChipKit pin=A4
set_property -dict { PACKAGE_PIN C14 | IOSTANDARD LVCMOS33 } [get_ports { vauxn0 | }];
#IO L1N T0 AD0N 15
                      Sch=ck_an_n[5]
                                    ChipKit pin=A5
set property -dict { PACKAGE PIN D14 | IOSTANDARD LVCMOS33 } [get_ports { vauxp0 }];
#IO_L1P_T0_AD0P_15
                      Sch=ck_an_p[5]
                                    ChipKit pin=A5
# ChipKit Inner Analog Header - as Differential Analog Inputs
# NOTE: These ports can be used as differential analog inputs with voltages from 0-1.0V
(ChipKit Analog pins A6-A11) or as digital I/O.
#IO_L2P_T0_AD12P_35
                  Sch=ad_p[12] ChipKit pin=A6
set property -dict { PACKAGE PIN B6 | IOSTANDARD LVCMOS33 } [get ports { vauxn12 }];
#IO L2N T0 AD12N 35
                  Sch=ad n[12] ChipKit pin=A7
#IO L5P T0 AD13P 35
                  Sch=ad p[13] ChipKit pin=A8
#IO L5N T0 AD13N 35
                  Sch=ad n[13] ChipKit pin=A9
#IO_L8P_T1_AD14P_35
                  Sch=ad_p[14] ChipKit pin=A10
#IO L8N T1 AD14N 35
                  Sch=ad n[14] ChipKit pin=A11
## Quad SPI Flash
set property -dict { PACKAGE PIN L13 IOSTANDARD LVCMOS33 } [get ports { spi0 nss }];
#IO L6P T0 FCS B 14 Sch=qspi cs
#IO L1P T0 D00 MOSI 14 Sch=gspi dg[0]
#IO L1N T0 D01 DIN 14 Sch=qspi dq[1]
#set_property -dict { PACKAGE_PIN L14 IOSTANDARD LVCMOS33 } [get_ports { qspi_dq[2]
}]; #IO_L2P_T0_D02_14 Sch=qspi_dq[2]
#set_property -dict { PACKAGE PIN M14 | IOSTANDARD LVCMOS33 } [get_ports { qspi_dq[3]
}]; #IO_L2N_T0_D03_14 Sch=qspi_dq[3]
```

```
## ChipKit I2C
set property -dict { PACKAGE PIN L18 IOSTANDARD LVCMOS33 } [get ports { i2c1 scl }];
#IO L4P T0 D04 14 Sch=ck scl
set property -dict { PACKAGE PIN M18 IOSTANDARD LVCMOS33 } [get ports { i2c1 sda }];
#IO L4N T0 D05 14 Sch=ck sda
#IO_L16P_T2_35 Sch=ck_rst
# SMSC Ethernet PHY
#IO L16N T2 A27 15 Sch=eth col
set_property -dict { PACKAGE_PIN G14 IOSTANDARD LVCMOS33 } [get_ports { phy_crs }];
#IO L15N T2 DQS ADV B 15 Sch=eth crs
#IO_L14N_T2_SRCC_15 Sch=eth_mdc
set property -dict { PACKAGE PIN K13 | IOSTANDARD LVCMOS33 } [get ports { phy mdio }];
#IO_L17P_T2_A26_15 Sch=eth_mdio
set property -dict { PACKAGE PIN G18 IOSTANDARD LVCMOS33 } [get ports { phy ref clk
}]; #IO_L22P_T3_A17_15 Sch=eth_ref_clk
set_property -dict { PACKAGE_PIN C16 | IOSTANDARD LVCMOS33 } [get_ports { phy_rst_n }];
#IO L20P T3 A20 15 Sch=eth rstn
set property -dict { PACKAGE PIN F15 | IOSTANDARD LVCMOS33 } [get ports { phy rx clk
}]; #IO_L14P_T2_SRCC_15 Sch=eth_rx_clk
set property -dict { PACKAGE PIN G16 IOSTANDARD LVCMOS33 } [get ports { phy dv }];
#IO_L13N_T2_MRCC_15 Sch=eth_rx_dv
set property -dict { PACKAGE PIN D18 IOSTANDARD LVCMOS33 } [get ports {
phy_rx_data[0] }]; #IO_L21N_T3_DQS_A18_15 Sch=eth_rxd[0]
phy_rx_data[1] }]; #IO_L16P_T2_A28_15 Sch=eth_rxd[1]
set_property -dict { PACKAGE_PIN_E18 | IOSTANDARD LVCMOS33 } [get_ports {
phy_rx_data[2] }]; #IO_L21P_T3_DQS_15 Sch=eth_rxd[2]
set_property -dict { PACKAGE_PIN_G17_IOSTANDARD LVCMOS33 } [get_ports {
phy_rx_data[3] }]; #IO_L18N_T2_A23_15 Sch=eth_rxd[3]
#IO_L20N_T3_A19_15 Sch=eth_rxerr
set_property -dict { PACKAGE_PIN H16 | IOSTANDARD LVCMOS33 } [get_ports { phy_tx_clk
}]; #IO_L13P_T2_MRCC_15 Sch=eth_tx_clk
set property -dict { PACKAGE PIN H15 | IOSTANDARD LVCMOS33 } [get ports { phy tx en }];
#IO L19N T3 A21 VREF 15 Sch=eth tx en
phy_tx_data[0] }]; #IO_L15P_T2_DQS_15 Sch=eth_txd[0]
```

```
set_property -dict { PACKAGE_PIN J14 IOSTANDARD LVCMOS33 } [get_ports {
phy_tx_data[1] }]; #IO_L19P_T3_A22_15 Sch=eth_txd[1]
set_property -dict { PACKAGE_PIN J13 IOSTANDARD LVCMOS33 } [get_ports {
phy_tx_data[2] }]; #IO_L17N_T2_A25_15 Sch=eth_txd[2]
set_property -dict { PACKAGE_PIN H17 IOSTANDARD LVCMOS33 } [get_ports {
phy_tx_data[3] }]; #IO_L18P_T2_A24_15 Sch=eth_txd[3]
```