

# **Implementation and Verification of Communication Protocol Using FPGA Development Board**

By

Shyama Vagadia -

92200133005

A Project Report Submitted to

*Marwadi University in Partial Fulfillment of the Requirements for the B. Tech in  
Information Communication Technology*

Spetember 2025



**MARWADI  
UNIVERSITY** Rajkot-  
Morbi Road, At & Po. Gauridad,  
Rajkot- 360003, Gujarat, India.

## I. Introduction

Communication protocols are very important in today's world because many devices need to communicate with each other, and protocols make this possible. Communication protocols are simply sets of rules and standards that define how devices exchange data across a network. They ensure that information is sent, received, and interpreted correctly by all participants.

For instance, PCs typically use **UART (Universal Asynchronous Receiver-Transmitter)**, while embedded systems like microcontrollers often rely on **SPI (Serial Peripheral Interface)** or **I<sup>2</sup>C (Inter-Integrated Circuit)**.

My project is the **implementation of communication protocols on FPGA**. In this project, I have implemented real-time communication between different devices using multiple communication protocols. The protocols I used are **UART** and **SPI**, both of which are serial communication protocols.

The working of the project is as follows: data is sent from one terminal to a USB-UART adaptor connected to port **COM3**. This adaptor transfers the data to the FPGA Cyclone II EP2C5T144 board through the **UART protocol**. UART is a point-to-point, 2-wire asynchronous communication protocol. From the FPGA, the data is then sent to the Arduino through the **SPI protocol**, where the FPGA acts as the **Master** device and the Arduino as the **Slave** device. SPI is a 4-wire synchronous protocol.

The Arduino is connected to another port, and in its terminal, the **hexadecimal** and **decimal** values of the received data can be seen. The Arduino increments the received data by 1 and sends it back to the FPGA, which then returns it to the adaptor in the same way. Finally, in the terminal (COM3) where the adaptor is connected, the incremented value is displayed. This forms a complete communication loop, demonstrating how data travels across different devices and how different protocols work together.

Additionally, the project integrates **simulation using ModelSim** and proposes a **web-based dashboard** for real-time visualization of communication waveforms.

## II. Project Overview


The project flow works like this:

1. A terminal on the PC is used to send data.
2. The data goes to the **USB-UART adaptor**.
3. From there, the data is received by the **FPGA through UART protocol**.
4. FPGA then sends this data to an **Arduino board using SPI protocol**.
  - In this case, FPGA acts as **SPI Master**.
  - Arduino acts as **SPI Slave**.

5. Arduino receives the data, increments it by 1, and sends it back to FPGA using SPI.
6. FPGA again sends this incremented data to the PC through UART.
7. On another terminal, we can see the incremented data in both decimal and hexadecimal form.

This shows a full communication cycle: **PC → FPGA (UART + SPI) → Arduino → FPGA → PC**.

### Data Flow in UART-SPI Communication Project



Link of testing video:

[https://drive.google.com/drive/folders/1en1WtyRCgajVP2L9R\\_DOUQ6kZULVtpDS?usp=drive\\_link](https://drive.google.com/drive/folders/1en1WtyRCgajVP2L9R_DOUQ6kZULVtpDS?usp=drive_link)

## III. System Design

The system has three main blocks:

- **PC with terminal** (sending and receiving data)
- **FPGA board** (handling UART and SPI)
- **Arduino board** (acting as SPI slave, performing increment)

### Implementation Highlights

- **Quartus** was used for coding and synthesizing Verilog modules for UART and SPI.
- **ModelSim** was used for simulating the communication. I also tested **I2C simulation** as an extra part.

- **Arduino** was programmed as the SPI slave to handle increment operation.
- **Web Dashboard** was created where ports are detected. The future plan is to show real-time waveforms of communication there.

## IV. User Manual

### Setup and Connections

1. Connect **USB-UART adaptor** between PC and FPGA board.
2. Connect **SPI lines** (MOSI, MISO, SCLK, SS) between FPGA and Arduino.
3. Open **Quartus Programmer** to load FPGA bitstream.
4. Open **Arduino IDE** and upload the SPI slave code.
5. Open two terminals on PC (e.g., PuTTY):
  - One terminal for sending input data.
  - Second terminal for receiving incremented data.

### How to Run the Project

1. On the first terminal, type a number (example: 5).
2. FPGA receives it through UART and sends to Arduino via SPI.
3. Arduino increments the number ( $5 \rightarrow 6$ ) and sends it back to FPGA.
4. FPGA sends the new number back to PC through UART.
5. The second terminal shows the result in **decimal (6)** and **hexadecimal (0x06)**.

Screenshots:

Quartus II 64-Bit - D:/sem7/Uart\_protocol/uart\_top - uart\_top

File Edit View Project Assignments Processing Tools Window Help

uart\_top

Project Navigator

Files

uart\_top.v

Table of Contents

- Flow Summary
- Flow Settings
- Flow Non-Default Global Settings
- Flow Elapsed Time
- Flow OS Summary
- Flow Log
- Analysis & Synthesis
  - Fitter
  - Flow Messages
  - Flow Suppressed Messages
  - Assembler
  - TimeQuest Timing Analyzer

Flow Summary

Successful - Sat Sep 20 18:43:20 2025

Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 SP 1 S3 Web Edition

Revision Name uart\_top

Top-level Entity Name uart\_top

Programmer - D:/sem7/Uart\_protocol/uart\_top - uart\_top - [Chain2.cdf]\*

File Edit View Processing Tools Window Help

Hardware Setup... JSA-Blader (JSA-D) Mode: JTAG Progress: 100% (Successful)

Enable real-time ISP to allow background programming (for MAX II and MAX V devices)

Start Stop Auto Detect Delete Add File... Change File... Save File Add Device... Up Down

File Device Checksum Usercode Program/Verify Blank/Examine

output\_files/uart\_top... EP2C3T144 00084A16 00084A16

TDO TDI

EP2C3T144

Messages

System (12) / Processing (10) /

100% 00:00:1

Task

Task Time

- Compile Design 00:00:10
- Analysis & Synthesis 00:00:03
  - Edit Settings
  - View Report
  - Analysis & Elaboration
  - Partition Merge
  - Netlist Viewers
    - RTL Viewer
    - State Machine Viewer
    - Technology Map Viewer (Post-Mapping)
  - Design Assistant (Post-Mapping)
  - I/O Assignment Analysis
  - Early Timing Estimate
  - Fitter (Place & Route) 00:00:04
    - Edit Settings

Quartus II 64-Bit - D:/sem7/SPI\_protocol/quartus/spi\_fpga - fpga\_spi\_top

File Edit View Project Assignments Processing Tools Window Help

fpga\_spi\_top

Project Navigator

Files

output\_files/Chain1.cdf

output\_files/Chain2.cdf

fpga\_spi\_top.v

timing.sdc

COM8 - PuTTY

Arduino SPI Arduino SPI Slave Ready

Waiting for data from FPGA...

Received from FPGA: 0x61 (97)

Received from FPGA: 0x72 (115)

Received from FPGA: 0x64 (100)

Received from FPGA: 0x66 (102)

Received from FPGA: 0x78 (120)

Received from FPGA: 0x31 (49)

Received from FPGA: 0x32 (50)

Received from FPGA: 0x33 (51)

Received from FPGA: 0x34 (52)

Received from FPGA: 0x63 (99)

Received from FPGA: 0x74 (116)

COM3 - PuTTY

btegy2345du

Messages


System (12) / Processing (10) /

100% 00:00:1

Task

Task Time

- Compile Design 00:00:10
- Analysis & Synthesis 00:00:03
  - Edit Settings
  - View Report
  - Analysis & Elaboration
  - Partition Merge
  - Netlist Viewers
    - RTL Viewer
    - State Machine Viewer
    - Technology Map Viewer (Post-Mapping)
  - Design Assistant (Post-Mapping)
  - I/O Assignment Analysis
  - Early Timing Estimate
  - Fitter (Place & Route) 00:00:04
    - Edit Settings



## V. Code Documentation

### UART Modules

- `uart_rx.v`: Receives serial data from terminal.
- `uart_tx.v`: Transmits serial data back to terminal.

### SPI Modules


- `spi_master.v`: Implements SPI master logic in FPGA.
- `spi_slave.ino`: Arduino code for SPI slave, which increments data.

### Top Module

- `fpga_comm_top.v`: Integrates UART and SPI modules. Handles the full flow: UART RX → SPI Master → Arduino → SPI Master → UART TX.


### Simulation Files

- `uart_tb.v`, `spi_tb.v`: Testbenches for ModelSim simulation.



## ModelSim ALTERA STARTER EDITION 10.1d - Custom Altera Version

File Edit View Compile Simulate Add Project Tools Layout Bookmarks Wi



## ModelSim ALTERA STARTER EDITION 10.1d - Custom Altera Version

File Edit View Compile Simulate Add Project Tools Layout

