

Following-up Primary measurement results of the Test-IC (4 ADCs)

Test with higher sampling rate


Hans Krueger, Tomasz Hemperek and Lamine Hafiane





- The 4 ADCs performances are tested with higher sampling rate
 - Up to 3MS/s (mega sample per second) for ADCs : „0“ and „1“ and 2.7MS/s for ADCs : „2“ and „3“
 - The ADCs are Designed and optimized for 2.5MS/s
- ! Work on progress!


ADC_CH	Sampling rate [M sample/s]	Actual resolution [Bits]	With RE	number of Bits	N Cycle (SEQ)	ADC CLK [MHz]
0	3	11	FALSE	11	34	102
1	3	11	FALSE	11	34	102
2	2.7	11	TRUE	13	38	102.6
3	2.7	11	TRUE	13	38	102.6

Sampling rate vs. ADC clock









Thanks ...
