




Modeling data converters for high frame rate imaging detectors








Row Decoders & Drivers

$\approx 600 \mu\text{m}^2$ reticle limit
 $\approx 15 \mu\text{m}$ pitch
 ≈ 1 Mpixel array
2-side buttable


$\approx 60 \text{ mm}^2$
 $\approx 1 \text{ W}$
10-12 bit

1 Tb/s



$\approx 600 \mu\text{m}^2$ reticle limit
 $\approx 15 \mu\text{m}$ pitch
 ≈ 1 Mpixel array
2-side buttable


$\approx 120\,000 \mu\text{m}^2$
 ≈ 1 mW
10-12 bit
 ≈ 200 Msp/s




$\approx 600 \mu\text{m}^2$ reticle limit
 $\approx 15 \mu\text{m}$ pitch
 ≈ 1 Mpixel array
2-side buttable


$\approx 7500 \mu\text{m}^2$
 $\approx 100 \mu\text{W}$
10-12 bit
 ≈ 10 Msps



5 Gb/s











SAR ADC














C_{total}




MOM cap density $\approx 0.5 \text{ fF}/\mu\text{m}^2$



$$E_{CDAC} \approx CV^2$$

$$\tau_{CDAC} \approx R_{switch} \times C_{total}$$


$$C_{\sigma} \approx \frac{1}{\sqrt{C_{total}}}$$



$$V_{rms} = \sqrt{\frac{k_B T}{C}}$$













Parameter	Value	Unit
Resolution	10	bits
Sample frequency	10.000	Msp/s
LSB size	2.344	mV
DAC weights array	[256 128 64 32 16 8 4 2 1]	
DAC weights sum	511	
DAC capacitor array size	9	
DAC unit capacitance	1.000	fF
DAC parasitic capacitance	1.000	fF
DAC total capacitance	0.512	pF
DAC settling error	0.00	%
Comparator noise	0.000	mV
Comparator offset	0.000	mV
Reference voltage noise	0.000	mV
DNL	0.00	LSB
INL	0.00	LSB
ENOB	9.99	bits
FOM (energy/conversion)	0.04	pJ














Parameter	Value	Unit
Resolution	10	bits
Sample frequency	10.000	Mpsps
LSB size	2.344	mV
DAC weights array	[256 128 64 32 16 8 4 2 1]	
DAC weights sum	511	
DAC capacitor array size	9	
DAC unit capacitance	1.000	fF
DAC parasitic capacitance	1.000	fF
DAC total capacitance	0.512	pF
DAC settling error	0.00	%
Comparator noise	2.000	mV
Comparator offset	0.000	mV
Reference voltage noise	0.000	mV
DNL	0.08	LSB
INL	0.07	LSB
ENOB	9.56	bits
FOM (energy/conversion)	0.04	pJ





Parameter	Value	Unit
Resolution	10	bits
Sample frequency	10.000	Msp/s
LSB size	2.344	mV
DAC weights array	[256 128 64 32 16 8 4 2 1]	
DAC weights sum	511	
DAC capacitor array size	9	
DAC unit capacitance	1.000	fF
DAC parasitic capacitance	1.000	fF
DAC total capacitance	0.512	pF
DAC settling error	0.00	%
Comparator noise	0.000	mV
Comparator offset	0.000	mV
Reference voltage noise	3.000	mV
DNL	0.07	LSB
INL	0.09	LSB
ENOB	9.57	bits
FOM (energy/conversion)	0.04	pJ





Parameter	Value	Unit
Resolution	10	bits
Sample frequency	10.000	Msp
LSB size	2.344	mV
DAC weights array	[192 128 64 56 32 16 8 7 4 2 1 1]	
DAC weights sum	511	
DAC capacitor array size	12	
DAC unit capacitance	1.000	fF
DAC parasitic capacitance	1.000	fF
DAC total capacitance	0.512	pF
DAC settling error	0.00	%
Comparator noise	2.000	mV
Comparator offset	0.000	mV
Reference voltage noise	3.000	mV
DNL	0.08	LSB
INL	0.15	LSB
ENOB	9.52	bits
FOM (energy/conversion)	0.04	pJ

