# Non-binary Successive Approximation Analog-to-Digital Converters: A Survey

Takao Waho

Department of Information and Communication Sciences
Sophia University
7-1 Kioicho, Chiyoda, Tokyo 102-8554, Japan
Email: t-waho@sophia.ac.jp


Abstract—Low-power successive-approximation (SA) analog-to-digital converters (ADCs) are attracting increasing attention these days in biomedical and sensor network applications. The binary search algorithm is one of the basic idea behind how they obtain a binary code representing an analog input. In practice, the imperfectness of analog circuit elements sometimes results in decision errors and decreases the resolution of A/D conversion. Thus, making accurate decisions using imperfect elements is a big challenge. This paper surveys one solution known as non-binary SA with redundancy as well as related topics and its application to state-of-the-art SA ADCs.

#### I. INTRODUCTION

Analog-to-digital and digital-to-analog converters (ADCs and DACs) play an important role in information and communications technology (ICT), because when computers and cellular phones communicate with one another, digital data should be converted into analog signals in the real world, such as electromagnetic waves. For further progress in ICT, various types of ADCs and DACs have been investigated intensively. Among such studies, the successive approximation (SA) algorithm [1], [2] has recently attracted increasing attention because of its high energy efficiency, which is a big advantage when used in low-power applications, such as wireless sensor networks and biomedical sensing [3–10].

The SA algorithm is based on a binary decision step, where the analog input signal is converted into a binary output word from the most significant bit (MSB) to the least significant bit (LSB), as shown in Fig. 1. If an N-bit output is required, the step is repeated by N times. Conventionally, this limits the conversion speed of SA ADCs compared with other types of ADCs, such as pipelined and flash ADCs. Recently, however, the operating speed of SA ADCs has been greatly improved as the transistor size has shrunk. Moreover, the time-interleaved scheme and two-bits-per-step (2b/step) decisions have led to the demonstration of multi-gigahertz ADCs based on SA [11–16].

In binary SA ADCs, if an error occurs somewhere during the decision steps, the following steps to determine LSBs do not make sense. In practical circuits, decision errors can occur for several reasons, including variations in MOSFET properties, mismatches between passive elements, and insufficient settling of the DAC output  $V_{DAC}$  shown in Fig. 1. The settling, in particular, is critical in high-speed operation. To solve this problem, many state-of-the-art SA ADCs use






Fig. 1. (a) Block diagram of successive approximation (SA) ADC and (b) the output of a DAC.

non-binary approaches, which introduce redundancy in the bitdecision steps so that an error can be corrected in the following steps, as reviewed in [17], [18].

The purpose of this survey is to share a common understanding of the present status of non-binary SA ADCs among not only circuit and logic designers but also those persons interested in such an attractive algorithm that enables an appropriate digital output to be obtained using practical circuits with non-idealities. Section II describes the survey method and some statistics. Section III reviews several types of non-binary SA ADCs. Section IV briefly covers alternative error-correction techniques.

## II. SURVEY METHOD AND STATISTICS

Papers were surveyed mainly by using IEEE Xplore (iee-explore.ieee.org) with keywords like non-binary, successive approximation, and redundancy. The survey also used Google



Scholar. It turns out that 62% of articles extracted by Google Scholar were included in IEEE Xplore, 24% were patents, and 14% were papers published elsewhere. The last category includes university theses and transactions, some of which were also published in IEEE articles. Thus, we believe that our survey covered significant publications. Patents were not included in this survey.

The journal and conference titles where the papers were published are shown in Fig. 2. JSSC (IEEE Journal of Solid-State Circuits), ISSCC (International Solid-State Circuits Conference), and TCAS (IEEE Transactions on Circuits and Systems) were found to be major journals and a conference where SA ADCs appeared. The trend of the number of papers on SA ADCs over time (1966-2013) is shown in Fig. 3. The number increased exponentially, indicating the high level of activity in this field recently. It should be noted that a considerable number of papers were on SA ADCs using non-binary algorithms.




Fig. 2. Number of papers appearing in journals and conferences.




Fig. 3. Number of papers on SA ADCs.

#### III. NON-BINARY SA

#### A. Radix < 2

Since the input signal is compared with the internal DAC output in the SA algorithm, as shown in Fig. 1, the conversion resolution depends on the DAC output accuracy. The internal DAC conventionally consists of a binary-weighted capacitor array and/or an R-2R resistor ladder. However, the mismatches in capacitors and in resistors result in nonlinearity and/or non-monotonicity of the DAC output. To improve the characteristics even if the mismatches exist, non-binary SA algorithms were theoretically investigated [19–24].

A binary decision and a non-binary redundant decision are schematically shown in Fig. 4. In the former case, successive search areas denoted by the vertical bars decrease by a factor of 2 as the step is repeated. By contract, in the latter case, successive search areas are more than half the previous ones. Therefore, even if the first decision corresponding to the MSB was "0" (error) instead of "1" (correct) in this example, the error can be corrected by the following steps.




Fig. 4. (a) Binary decision (radix = 2) and (b) non-binary decision with redundancy (radix < 2) [25].




Fig. 5. Decimal number represented by different radixes  $(\gamma)$  from 1.25 to 3.

Consider an example of a 4-bit ADC. The function of the binary ADC is to find the digital output  $(b_0b_1b_2b_3)_2$  for the analog input V:

$$floor(V) = \sum_{i=0}^{3} 2^{3-i}b_i,$$
 (1)

where  $0 \le V < 16$  is assumed. For a non-binary ADC with a radix  $\gamma$ , the above equation is modified to

$$floor(V) = \sum_{i=0}^{3} \gamma^{3-i} b_i.$$
 (2)

The relation between the analog input V and digital output  $(b_0b_1b_2b_3)_{\gamma}$  is shown in Fig. 5. For  $\gamma < 2$ , the ADC input corresponding to  $(1000)_{\gamma}$  is smaller than that corresponding to  $(0111)_{\gamma}$ . This means that there is redundancy in the bit-decision step, which is needed in correcting a decision error, and it is the reason radix < 2 is used in non-binary ADCs.

If  $\gamma>2$ , a large quantization noise occurs for the input corresponding to the digital output between  $(0111)_{\gamma}$  and  $(1000)_{\gamma}$ . This implies that in a practical circuit implementation of binary ADCs, where binary-weighted elements are used in the bit-decision steps, if the weighting factor happens to be slightly larger than two, then the quantization noise might be unacceptably large. This results in undesired distortions in the digital output. Thus, practical binary ADCs are regarded as being based not just radix=2, but on mixed radixes where  $radix\cong 2$  [19]. Thus, to avoid such errors, choosing a radix smaller than two is quite reasonable.

How to chose the optimum radix for a given tolerance was discussed in [21], for example, for the case of an R-bR ladder. The following condition was presented:

$$b > 2\frac{1+\epsilon}{(1-\epsilon)^2}. (3)$$

Here, the tolerance  $\epsilon$  is defined by  $R_0(1-\epsilon) < R < R_0(1+\epsilon)$ , where  $R_0$  is the nominal resistance. The associated radix is given by

$$b = \frac{\gamma}{(\gamma - 1)^2}.$$
(4)

Therefore, once the tolerance is known, an appropriate value for b, or radix  $\gamma$ , can be determined.

#### B. Circuit Implementation

There have been many reports on circuit implementation of non-binary SA ADCs [25–70]. Similar ideas are also applied effectively to pipelined ADCs [71–78], two-step ADCs [79–82], and algorithmic (or cyclic) ADCs [83]. The radixes used include 1.8 [27], [28], [70], 1.85 [26], 1.86 [42], [60], and 1.93 [75].

In conventional binary decision SA ADCs, a binary-weighted capacitor array is frequently used in circuit implementation. To minimize the mismatch between capacitors, they are arranged as follows: First, a unit capacitor  $C_u$  is defined, and then it is copied M times to make a parallel connection of M unit capacitors, which results in a capacitor with capacitance  $MC_u$ . For example, for a 4-bit SA ADC, a capacitor array consisting of  $8C_u$ ,  $4C_u$ ,  $2C_u$ ,  $C_u$  is used. This makes it difficult to implement a radix < 2 SA ADC because the straightforward implementation requires a non-integer ratio in the capacitor values.

One can still use such a binary-weighted capacitor array [25], [32], but a lookup table and complicated switching sequences are required to obtain the non-binary decision. A

smart solution to the implementation of a radix < 2 SA ADC is shown in Fig. 6 [31], [36], [40], [81]. The radix can be adjusted by choosing  $\alpha$  and  $\beta$ , and a simple switching sequence similar to that used in the binary SA ADCs can be applied.

Another technique is known as a generalized non-binary algorithm, where a non-integer ratio of capacitances is not needed [33], [43], [45–47], [52], [54], [58], [59], [61], [63], [65], [69]. For example, a non-binary weight such as {128,46,26,20,14,8,6,4,2,1} instead of the binary weight of {128,64,32,16,8,4,2,1} was used to obtain 8-bit resolution [69]. The total capacitance was unchanged, which meant that the required Si area was also constant. In this case, 10 steps rather than 8 steps were required to complete the conversion. However, the sampling frequency was higher than that of conventional binary ADCs because the accurate settling, which sometimes took a long time, was not needed here.




Fig. 6. Capacitance array used for SA ADC with  $radix = 1 + \beta/\alpha$  [29].




Fig. 7. ADC performance comparison. The numbers 26.2, 26.5, and 26.6 represent data reported in refs. [64], [65], and [66] (After http://isscc.org/doc/2013/2013\_Trends.pdf).

The operating speed of non-binary SAR ADCs can be even

higher if one uses time-interleaved architectures and asynchronous operation modes, which result in over-GHz operation [35], [49], [56], [64–66]. ADC performances are compared in terms of bandwidth BW and signal-to-noise-and-distortion ratio (SNDR) in Fig. 7. BW is limited by the sampling-timing jitter, which is represented by the solid and dashed lines in Fig. 7 with jitters of 1 ps and 0.1 ps, respectively. The three plots labeled 26.x are for the non-binary SA ADCs presented at ISSCC 2013, which lead the technology trend towards wider BW, or in other words, higher speed operation.

The non-binary approach is also useful to obtain low-power operation, because of the relaxed settling condition. An 8.9-bit 150kS/s SA ADC based on a generalized non-binary redundant algorithm, such as  $\{224,136,68,40,20,10,6,4,2,1\}$ , has been demonstrated for bio-implantable devices. It was made possible by utilizing energy-efficient split-capacitor arrays and 0.18- $\mu$ m CMOS technology [43].

#### IV. ALTERNATIVES

Various correction techniques have been proposed that differ from the non-binary approaches described above [84–96]. One basic idea behind them is measuring the effect of non-idealities, such as variations in circuit elements, by using a test signal, and storing the deviation in a memory unit fabricated on the same Si chip. The final corrected digital output is obtained by subtracting the value in memory from the output of the SA ADC unit [85], [86], [88], [95], [96]. Another idea is to use a replica of an ADC unit and adjust the circuit parameters to minimize the difference in the output of the two units [92], [93].

It is too early to conclude that the non-binary approach is superior to these competitors, but it is also true that there are many state-of-the-art SA ADCs using non-binary algorithms in particular for high-speed applications because the settling condition can be considerably relaxed by introducing decision redundancy. This also leads to the possibility of low-power operation if the conversion speed is kept constant.

# V. CONCLUSION

Papers on non-binary SA ADCs were surveyed mainly by using IEEE Xplore. The number of papers has increased considerably, indicating recent growth in attention to this field. Several circuit implementations, as well as a method for selecting an appropriate radix, to extract the digital word corresponding to the analog input signal as far as possible by using imperfect circuit elements, were described. In addition, some state-of-the art examples aiming at high-speed or low-power applications were presented.

### REFERENCES

- [1] T. C. Carusone, D. Johns, and K. Martin, *Analog Integrated Circuit Design, 2nd Edition.* John Wiley & Sons, 2013.
- [2] G. Manganaro, Advanced Data Converters. Cambridge University Press, 2012.
- [3] C. Hammerschmied and Q. Huang, "Design and implementation of an untrimmed MOSFET-only 10-bit A/D converter with -79-dB THD," IEEE J. Solid-State Circuits, vol. 33, no. 8, pp. 1148–1157, 1998.
- [4] J. Sauerbrey, D. Schmitt-Landsiedel, and R. Thewes, "A 0.5-V 1-µW successive approximation ADC," *IEEE J. Solid-State Circuits*, vol. 38, no. 7, pp. 1261–1265, 2003.

- [5] E. Culurciello and A. Andreou, "An 8-bit 800-μW 1.23-MS/s successive approximation ADC in SOI CMOS," *IEEE Trans. Circuits and Systems II: Express Briefs*, vol. 53, no. 9, pp. 858–861, 2006.
- [6] J. Craninckx and G. Van der Plas, "A 65fJ/conversion-step 0-to-50MS/s 0-to-0.7mW 9b charge-sharing SAR ADC in 90nm digital CMOS," in Int. Solid-State Circuits Conf. -Digest of Technical Papers (ISSCC), 2007, pp. 246–600.
- [7] M. Saberi, R. Lotfi, K. Mafinezhad, and W. Serdijn, "Analysis of power consumption and linearity in capacitive digital-to-analog converters used in successive approximation ADCs," *IEEE Trans. Circuits and Systems I: Regular Papers*, vol. 58, no. 8, pp. 1736–1748, 2011.
- [8] O. Kursu and T. Rahkonen, "Charge scaling 10-bit successive approximation A/D converter with reduced input capacitance," in *Proc. NORCHIP*, 2011, pp. 1–4.
- [9] R. Sekimoto, A. Shikata, K. Yoshioka, T. Kuroda, and H. Ishikuro, "A 40nm CMOS full asynchronous nano-watt SAR ADC with 98% leakage power reduction by boosted self power gating," in *Proc. IEEE Asian* Solid State Circuits Conference (A-SSCC), 2012, pp. 161–164.
- [10] —, "A 0.5-V 5.2-fJ/conversion-step full asynchronous SAR ADC with leakage power reduction down to 650 pW by boosted self-power gating in 40-nm CMOS," *IEEE J. Solid-State Circuits*, vol. 48, no. 11, pp. 2628–2636, 2013.
- [11] B. Ginsburg and A. Chandrakasan, "Highly interleaved 5-bit, 250-MSample/s, 1.2-mW ADC with redundant channels in 65-nm CMOS," IEEE J. Solid-State Circuits, vol. 43, no. 12, pp. 2641–2650, 2008.
- [12] E. Alpman, H. Lakdawala, L. R. Carley, and K. Soumyanath, "A 1.1 V 50mW 2.5 GS/s 7b time-interleaved C-2C SAR ADC in 45nm LP digital CMOS," in *Int. Solid-State Circuits Conf. -Digest of Technical Papers (ISSCC 2009)*. IEEE, 2009, pp. 76–77.
- [13] Y.-Z. Lin, C.-C. Liu, G.-Y. Huang, Y.-T. Shyu, and S.-J. Chang, "A 9-bit 150-MS/s 1.53-mW subranged SAR ADC in 90-nm CMOS," in Proc. IEEE Symp. VLSI Circuits (VLSIC), 2010, pp. 243–244.
- [14] Z. Cao, S. Yan, and Y. Li, "A 32 mW 1.25 GS/s 6b 2b/step SAR ADC in 0.13 μm CMOS," *IEEE J. Solid-State Circuits*, vol. 44, no. 3, pp. 862–873, 2009.
- [15] S. Thirunakkarasu and B. Bakkaloglu, "A radix-3 SAR analog-to-digital converter," in *Proc. 2010 IEEE Int. Symp. nCircuits and Systems (ISCAS)*, 2010, pp. 1460–1463.
- [16] K. Yoshioka, A. Shikata, R. Sekimoto, T. Kuroda, and H. Ishikuro, "An 8bit 0.35-0.8V 0.5-30MS/s 2bit/step SAR ADC with wide range threshold configuring comparator," in *Proc. ESSCIRC*, 2012, pp. 381–384.
- [17] T. Waho, "Multiple-valued technique in analog-to-digital converters: A brief survey," in *Proc. 16th International Workshop on Post-Binary ULSI Workshop*, 2007, pp. 27–30.
- [18] —, "Non-binary analog-to-digital converters," in Proc. 20th International Workshop on Post-Binary ULSI Workshop, 2011, pp. 21–25.
- [19] W. Bliss, C. Seaberg, and R. Geiger, "A very small sub-binary radix DAC for static pseudo-analog high-precision memory," in *Proc. 35th Midwest Symp. Circuits and Systems*, 1992, pp. 425–428 vol.1.
- [20] Z. Mijanovic, R. Dragovic-Ivanovic, and L. Stankovic, "R/2R+ digitalanalog converter (DAC)," in *Proc. IEEE Instrumentation and Measure*ment Technology Conf. (IMTC), vol. 2, 1996, pp. 1034–1039 vol.2.
- [21] G. Scandurra and C. Ciofi, "R-βR ladder networks for the design of high-accuracy static analog memories," *IEEE Trans. Circuits and Systems I: Fundamental Theory and Applications*, vol. 50, no. 5, pp. 605–612, 2003.
- [22] M. Pastre and M. Kayal, "High-precision DAC based on a self-calibrated sub-binary radix converter," in *Proc.* 2004 Int. Symp. Circuits and Systems (ISCAS), vol. 1, 2004, pp. I–341–I–344 Vol.1.
- [23] I. Daubechies, R. DeVore, C. Gunturk, and V. Vaishampayan, "A/D conversion with imperfect quantizers," *IEEE Trans. Information Theory*, vol. 52, no. 3, pp. 874–885, 2006.
- [24] G. Scandurra, C. Ciofi, G. Campobello, and G. Cannata, "On the calibration of da converters based on R/βR ladder networks," *IEEE Trans. Instrumentation and Measurement*, vol. 58, no. 11, pp. 3901–3906, 2009.
- [25] F. Kuttner, "A 1.2v 10b 20MS/sample/s non-binary successive approximation ADC in 0.13-μm CMOS," in Int. Solid-State Circuits Conf. -Digest of Technical Papers (ISSCC), vol. 1, 2002, pp. 176–177 vol.1.

- [26] Z. Boyacigiller, B. Weir, and P. Bradshaw, "An error-correcting 14b/20μs CMOS A/D converter," in *Int. Solid-State Circuits Conf. - Digest of Technical Papers (ISSCC)*, vol. XXIV, 1981, pp. 62–63.
- [27] J. Gan and J. Abraham, "A non-binary capacitor array calibration circuit with 22-bit accuracy in successive approximation analog-todigital converters," in *Proc. 45th Midwest Symp. Circuits and Systems* (MWSCAS), vol. 1, 2002, pp. I–567–70 vol.1.
- [28] J. Gan, S. Yan, and J. Abraham, "Effects of noise and nonlinearity on the calibration of a non-binary capacitor array in a successive approximation analog-to-digital converter," in *Proc. Asia and South Pacific Design Automation Conf. (ASP-DAC)*, 2004, pp. 292–297.
- [29] S.-W. Chen and R. Brodersen, "A 6b 600MS/s 5.3mW asynchronous ADC in 0.13-μm CMOS," in Int. Solid-State Circuits Conf. -Digest of Technical Papers (ISSCC), 2006, pp. 2350–2359.
- [30] A. Shrivastava, "12-bit non-calibrating noise-immune redundant SAR ADC for system-on-a-chip," in *Proc. 2006 IEEE Int. Sym. Circuits and Systems (ISCAS)*, 2006, pp. 4 pp.–1518.
- [31] S.-W. Chen and R. Brodersen, "A 6-bit 600-MS/s 5.3-mW asynchronous ADC in 0.13-\(\mu\)m CMOS," *IEEE J. Solid-State Circuits*, vol. 41, no. 12, pp. 2669–2680, 2006.
- [32] M. Hesener, T. Eichler, A. Hanneberg, D. Herbison, F. Kuttner, and H. Wenske, "A 14b 40MS/s redundant SAR ADC with 480MHz clock in 0.13pm CMOS," in *Int. Solid-State Circuits Conf. -Digest of Technical Papers (ISSCC)*, 2007, pp. 248–600.
- [33] T. Ogawa, H. Kobayashi, M. Hotta, Y. Takahashi, H. San, and N. Takai, "SAR ADC algorithm with redundancy," in *Proc. IEEE Asia Pacific Con. Circuits and Systems (APCCAS)*, 2008, pp. 268–271.
- [34] V. Giannini, P. Nuzzo, V. Chironi, A. Baschirotto, G. Van der Plas, and J. Craninckx, "An 820μW 9b 40MS/s noise-tolerant dynamic-SAR ADC in 90nm digital CMOS," in *Int. Solid-State Circuits Conf. -Digest of Technical Papers (ISSCC)*, 2008, pp. 238–610.
- [35] W. Liu, Y. Chang, S.-K. Hsien, B.-W. Chen, Y.-P. Lee, W.-T. Chen, T.-Y. Yang, G.-K. Ma, and Y. Chiu, "A 600MS/s 30mW 0.13 μm CMOS ADC array achieving over 60dB SFDR with adaptive digital equalization," in *Int. Solid-State Circuits Conf. -Digest of Technical Papers (ISSCC)*, 2009, pp. 82–83,83a.
- [36] J. Yang, T. Naing, and B. Brodersen, "A 1-GS/s 6-bit 6.7-mW ADC in 65-nm CMOS," in *Proc. IEEE Custom Integrated Circuits Conf.* (CICC), 2009, pp. 287–290.
- [37] S. Cho, C.-K. Lee, B. R. S. Sung, and S. Ryu, "Digital error correction technique for binary decision successive approximation ADCs," *Electronics Letters*, vol. 45, no. 8, pp. 395–397, 2009.
- [38] H.-W. Chen, Y.-H. Liu, Y.-H. Lin, and H.-S. Chen, "A 3mW 12b 10MS/s sub-range SAR ADC," in *Proc. IEEE Asian Solid-State Circuits Conference (A-SSCC)*, 2009, pp. 153–156.
- [39] J. J. Kang and M. Flynn, "A 12b 11MS/s successive approximation ADC with two comparators in 0.13 μm CMOS," in *Proc. Symp. VLSI Circuits*, 2009, pp. 240–241.
- [40] J. Yang, T. Naing, and R. Brodersen, "A 1 GS/s 6 bit 6.7 mW successive approximation ADC using asynchronous processing," *IEEE J. Solid-State Circuits*, vol. 45, no. 8, pp. 1469–1478, 2010.
- [41] C. Hurrell, C. Lyden, D. Laing, D. Hummerston, and M. Vickery, "An 18b 12.5MHz ADC with 93dB SNR," in *Int. Solid-State Circuits Conf.* -Digest of Technical Papers (ISSCC), 2010, pp. 378–379.
- [42] W. Liu, P. Huang, and Y. Chiu, "A 12b 22.5/45MS/s 3.0mW 0.059mm<sup>2</sup> CMOS SAR ADC achieving over 90dB SFDR," in *Int. Solid-State Circuits Conf. -Digest of Technical Papers (ISSCC)*, 2010, pp. 380–381.
- [43] K. L. Chan, A. Lee, X. Yuan, K. Krishna, and M. Je, "A 8.9-ENOB 2.5μW 150-KS/s non-binary redundant successive approximation ADC in 0.18-μm CMOS for bio-implanted devices," in *Proc. Annual Int. Conf. IEEE Engineering in Medicine and Biology Society (EMBC)*, 2010, pp. 650–653.
- [44] N. Sugiyama, H. Noto, Y. Nishigami, R. Oda, and T. Waho, "A low-power successive approximation analog-to-digital converter based on 2-bit/step comparison," in *Proc. 40th IEEE Int. Symp. Multiple-Valued Logic (ISMVL)*, 2010, pp. 325–330.
- [45] T. Ogawa, H. Kobayashi, Y. Tan, S. Ito, S. Uemori, N. Takai, K. Niitsu, T. Yamaguchi, T. Matsuura, and N. Ishikawa, "SAR ADC that is configurable to optimize yield," in *Proc. IEEE Asia Pacific Con. Circuits and Systems (APCCAS)*, 2010, pp. 374–377.

- [46] T. Ogawa, T. Matsuura, H. Kobayashi, N. Takai, M. Hotta, H. San, A. Abe, K. Yagi, and T. Mori, "Non-binary SAR ADC with digital error correction for low power applications," in *Proc. IEEE Asia Pacific Con. Circuits and Systems (APCCAS)*, 2010, pp. 196–199.
- [47] T. Ogawa, H. Kobayashi, Y. Takahashi, N. Takai, M. Hotta, H. San, T. Matsuura, A. Abe, K. Yagi, and T. Mori, "SAR ADC algorithm with redundancy and digital error correction," *IEICE Trans. Fundamentals of Electronics, Communications and Computer Sciences*, vol. E93-A, no. 2, pp. 415–423, 2010.
- [48] C. Hurrell, C. Lyden, D. Laing, D. Hummerston, and M. Vickery, "An 18 b 12.5 MS/s ADC with 93 dB SNR," *IEEE J. Solid-State Circuits*, vol. 45, no. 12, pp. 2647–2654, 2010.
- [49] K. Doris, E. Janssen, C. Nani, A. Zanikopoulos, and G. Van Der Weide, "A 480mW 2.6GS/s 10b 65nm CMOS time-interleaved ADC with 48.5dB SNDR up to nyquist," in *Int. Solid-State Circuits Conf. -Digest* of Technical Papers (ISSCC), 2011, pp. 180–182.
- [50] S.-H. Cho, C.-K. Lee, J.-K. Kwon, and S.-T. Ryu, "A 550-μW 10-b 40-MS/s SAR ADC with multistep addition-only digital error correction," *IEEE J. Solid-State Circuits*, vol. 46, no. 8, pp. 1881–1892, 2011.
- [51] W. Liu, P. Huang, and Y. Chiu, "A 12-bit, 45-MS/s, 3-mW redundant successive-approximation-register analog-to-digital converter with digital calibration," *IEEE J. Solid-State Circuits*, vol. 46, no. 11, pp. 2661– 2672, 2011.
- [52] J. Hao Cheong, K. L. Chan, P. Khannur, K.-T. Tiew, and M. Je, "A 400-nw 19.5-fJ/conversion-step 8-ENOB 80-ks/s SAR ADC in 0.18-μm CMOS," *IEEE Trans. Circuits and Systems II: Express Briefs*, vol. 58, no. 7, pp. 407–411, 2011.
- [53] J. Guerber, M. Gande, H. Venkatram, A. Waters, and U.-K. Moon, "A 10b ternary SAR ADC with decision time quantization based redundancy," in *Proc. IEEE Asian Solid State Circuits Conf. (A-SSCC)*, 2011, pp. 65–68.
- [54] A. Arian, M. Saberi, and S. Hosseini-Khayat, "Successive approximation ADC with redundancy using split capacitive-array DAC," in *Proc. 19th Iranian Conf. Electrical Engineering (ICEE)*, 2011, pp. 1–4.
- [55] J. Zhong, Y. Zhu, S.-W. Sin, S.-P. U, and R. Martins, "Multi-merged-switched redundant capacitive DACs for 2b/cycle SAR ADC," in *Proc. IEEE 54th Int. Midwest Symp. Circuits and Systems (MWSCAS)*, 2011, pp. 1–4.
- [56] K. Doris, E. Janssen, C. Nani, A. Zanikopoulos, and G. Van Der Weide, "A 480 mW 2.6 GS/s 10b time-interleaved ADC with 48.5 dB SNDR up to nyquist in 65 nm CMOS," *IEEE J. Solid-State Circuits*, vol. 46, no. 12, pp. 2821–2833, 2011.
- [57] J. Guerber, H. Venkatram, M. Gande, A. Waters, and U. Moon, "A 10-b ternary SAR ADC with quantization time information utilization," *IEEE J. Solid-State Circuits*, vol. 47, no. 11, pp. 2604–2613, 2012.
- [58] A. Arian and S. Hosseini-Khayat, "An ultra-low power redundant split-DAC SA-ADC using power-optimized programmable comparator," in Proc. IEEE 10th Int. New Circuits and Systems Conf. (NEWCAS), 2012, pp. 285–288.
- [59] X. Chen, C. Yuan, and Y. Lam, "Charge sharing non-binary SAR ADC," in *Proc. IEEE Int. Symp. Radio-Frequency Integration Technology* (RFIT), 2012, pp. 92–94.
- [60] W. Liu, P. Huang, and Y. Chiu, "A 12-bit 50-MS/s 3.3-mW SAR ADC with background digital calibration," in *Proc IEEE Custom Integrated Circuits Conf. (CICC)*, 2012, pp. 1–4.
- [61] S. Saisundar, J. H. Cheong, and M. Je, "A 1.8V 1MS/s rail-to-rail 10-bit SAR ADC in 0.18 μm CMOS," in Proc. 2012 IEEE Int. Symp. Radio-Frequency Integration Technology (RFIT), 2012, pp. 83–85.
- [62] W.-L. Wu, S.-W. Sin, U. Seng-Pan, and R. Martins, "A 10-bit SAR ADC with two redundant decisions and splitted-MSB-cap DAC array," in *Proc. IEEE Asia Pacific Conf. Circuits and Systems (APCCAS)*, 2012, pp. 268–271.
- [63] H.-Y. Tai, H.-W. Chen, and H.-S. Chen, "A 3.2fJ/c.-s. 0.35V 10b 100kS/s SAR ADC in 90nm CMOS," in *Proc. Symp. VLSI Circuits* (VLSIC),, 2012, pp. 92–93.
- [64] E. Janssen, K. Doris, A. Zanikopoulos, A. Murroni, G. van der Weide, Y. Lin, L. Alvado, F. Darthenay, and Y. Fregeais, "An 11b 3.6GS/s timeinterleaved SAR ADC in 65nm CMOS," in *Int. Solid-State Circuits* Conf. -Digest of Technical Papers (ISSCC), 2013, pp. 464–465.

- [65] H.-K. Hong, H.-W. Kang, B. Sung, C.-H. Lee, M. Choi, H.-J. Park, and S.-T. Ryu, "An 8.6 ENOB 900MS/s time-interleaved 2b/cycle SAR ADC with a 1b/cycle reconfiguration for resolution enhancement," in *Int. Solid-State Circuits Conf. -Digest of Technical Papers (ISSCC)*, 2013, pp. 470–471.
- [66] R. Kapusta, J. Shen, S. Decker, H. Li, and E. Ibaragi, "A 14b 80MS/s SAR ADC with 73.6dB SNDR in 65nm CMOS," in *Int. Solid-State Circuits Conf. -Digest of Technical Papers (ISSCC)*, 2013, pp. 472–473.
- [67] L. Kull, T. Toifl, M. Schmatz, P. Francese, C. Menolfi, M. Brandli, M. Kossel, T. Morf, T. Andersen, and Y. Leblebici, "A 3.1 mW 8b 1.2 GS/s single-channel asynchronous SAR ADC with alternate comparators for enhanced speed in 32 nm digital soi CMOS," pp. 1–10, 2013
- [68] S.-Y. Baek, J.-K. Lee, and S.-T. Ryu, "An 88-dB max-SFDR 12-bit SAR ADC with speed-enhanced adec and dual registers," *IEEE Trans. Circuits and Systems II: Express Briefs*, vol. 60, no. 9, pp. 562–566, 2013.
- [69] Y. Kurisu, T. Sasaki, and T. Waho, "A successive approximation A/D converter using generalized non-binary algorithm," in *Proc. IEEE 43rd Int. Sym. Multiple-Valued Logic (ISMVL)*, 2013, pp. 152–157.
- [70] D. Stepanovic and B. Nikolic, "A 2.8 GS/s 44.6 mW time-interleaved ADC achieving 50.9 dB SNDR and 3 dB effective resolution bandwidth of 1.5 GHz in 65 nm CMOS," *IEEE J. Solid-State Circuits*, vol. 48, no. 4, pp. 971–982, 2013.
- [71] R. McCharles and D. Hodges, "Charge circuits for analog LSI," *IEEE Trans. Circuits and Systems*, vol. 25, no. 7, pp. 490–497, 1978.
- [72] S. Lewis and P. Gray, "A pipelined 5-Msample/s 9-bit analog-to-digital converter," *IEEE J. Solid-State Circuits*, vol. 22, no. 6, pp. 954–961, 1987.
- [73] S. Lewis, H. Fetterman, J. Gross, G.F., R. Ramachandran, and T. R. Viswanathan, "A 10-b 20-Msample/s analog-to-digital converter," *IEEE J. Solid-State Circuits*, vol. 27, no. 3, pp. 351–358, 1992.
- [74] J. E. Eklund, "A 200 MHz cell for a parallel-successive-approximation ADC in 0.8 μm CMOS, using a reference pre-select scheme," in *Proc.* 23rd European Solid-State Circuits Conf. (ESSCIRC), 1997, pp. 388–391.
- [75] A. Karanicolas, H.-S. Lee, and K. Barcrania, "A 15-b 1-Msample/s digitally self-calibrated pipeline ADC," *IEEE J. Solid-State Circuits*, vol. 28, no. 12, pp. 1207–1215, 1993.
- [76] H.-S. Lee, "A 12-b 600 ks/s digitally self-calibrated pipelined algorithmic ADC," *IEEE J. Solid-State Circuits*, vol. 29, no. 4, pp. 509–515, 1994
- [77] T. Tanoue, M. Nagatani, and T. Waho, "A ternary analog-to-digital converter system," in *Proc. 37th Int. Symp. Multiple-Valued Logic* (ISMVL), 2007, pp. 36–36.
- [78] N. Sasidhar, D. Gubbins, P. Hanumolu, and U. Moon, "Rail-to-rail input pipelined ADC incorporating multistage signal mapping," *IEEE Trans. Circuits and Systems II: Express Briefs*, vol. 59, no. 9, pp. 558–562, 2012
- [79] B.-S. Song, S.-H. Lee, and M. Tompsett, "A 10-b 15-MHz CMOS recycling two-step A/D converter," *IEEE J. Solid-State Circuits*, vol. 25, no. 6, pp. 1328–1338, 1990.
- [80] M. Kolluri, "A 12-bit 500-ns subranging ADC," *IEEE J. Solid-State Circuits*, vol. 24, no. 6, pp. 1498–1506, 1989.
- [81] M. Furuta, M. Nozawa, and T. Itakura, "A 0.06mm<sup>2</sup> 8.9b ENOB 40MS/s pipelined SAR ADC in 65nm CMOS," in *Int. Solid-State Circuits Conf. -Digest of Technical Papers (ISSCC)*, 2010, pp. 382–383.
- [82] C. Lee and M. Flynn, "A SAR-assisted two-stage pipeline ADC," *IEEE J. Solid-State Circuits*, vol. 46, no. 4, pp. 859–869, 2011.
- [83] B. Ginetti, P. Jespers, and A. Vandemeulebroecke, "A CMOS 13-b cyclic RSD A/D converter," *IEEE J. Solid-State Circuits*, vol. 27, no. 7, pp. 957–964, 1992.
- [84] K. Maio, M. Hotta, N. Yokozawa, M. Nagata, K. Kaneko, and T. Iwasaki, "An untrimmed D/A converter with 14-bit resolution," *IEEE J. Solid-State Circuits*, vol. 16, no. 6, pp. 616–621, 1981.
- [85] H.-S. Lee and D. Hodges, "Self-calibration technique for A/D converters," *IEEE Trans. Circuits and Systems*, vol. 30, no. 3, pp. 188–190, 1983.

- [86] H.-S. Lee, D. Hodges, and P. Gray, "A self calibrating 12b 12µs CMOS ADC," in *Int. Solid-State Circuits Conf. -Digest of Technical Papers* (ISSCC), vol. XXVII, 1984, pp. 64–65.
- [87] K. Bacrania, "A 12-bit successive-approximation-type ADC with digital error correction," *IEEE J. Solid-State Circuits*, vol. 21, no. 6, pp. 1016– 1025, 1986.
- [88] Y. Manoli, "A self calibration method for fast, high resolution A/D and D/A converters," in 1988 Fourteenth European Solid-State Circuits Conference (ESSCIRC), 1988, pp. 110–113.
- [89] —, "A self-calibration method for fast high-resolution A/D and D/A converters," *IEEE J. Solid-State Circuits*, vol. 24, no. 3, pp. 603–608, 1989.
- [90] K.-S. Tan, S. Kiriaki, M. de Wit, J. Fattaruso, C.-Y. Tsay, W. Matthews, and R. Hester, "Error correction techniques for high-performance differential A/D converters," *IEEE J. Solid-State Circuits*, vol. 25, no. 6, pp. 1318–1327, 1990.
- [91] S.-H. Lee and B.-S. Song, "Digital-domain calibration of multistep analog-to-digital converters," *IEEE J. Solid-State Circuits*, vol. 27, no. 12, pp. 1679–1688, 1992.
- [92] J. McNeill, M. Coln, and B. Larivee, "A split-ADC architecture for deterministic digital background calibration of a 16b 1 MS/s ADC," in *Int. Solid-State Circuits Conf. -Digest of Technical Papers (ISSCC)*, 2005, pp. 276–598 Vol. 1.
- [93] —, ""split ADC" architecture for deterministic digital background calibration of a 16-bit 1-MS/s ADC," *IEEE J. Solid-State Circuits*, vol. 40, no. 12, pp. 2437–2445, 2005.
- [94] C.-C. Liu, S.-J. Chang, G.-Y. Huang, Y.-Z. Lin, C.-M. Huang, C.-H. Huang, L. Bu, and C.-C. Tsai, "A 10b 100MS/s 1.13mW SAR ADC with binary-scaled error compensation," in *Int. Solid-State Circuits Conf. -Digest of Technical Papers (ISSCC)*, 2010, pp. 386–387.
- [95] M. Yoshioka, K. Ishikawa, T. Takayama, and S. Tsukamoto, "A 10b 50MS/s 820 μW SAR ADC with on-chip digital calibration," in *Int. Solid-State Circuits Conf. -Digest of Technical Papers (ISSCC)*, 2010, pp. 384–385.
- [96] —, "A 10-b 50-MS/s 820-µW SAR ADC with on-chip digital calibration," *IEEE Trans. Biomedical Circuits and Systems*, vol. 4, no. 6, pp. 410–416, 2010.