


ADC Test Chip IO

Pin Name	Pad Type	Pin Purpose
seq_init.p	LVDS RX	Sequencing: DAC initialization
seq_init.n	LVDS RX	Sequencing: DAC initialization
seq_samp.p	LVDS RX	Sequencing: Sample phase control
seq_samp.n	LVDS RX	Sequencing: Sample phase control
seq_cmp.p	LVDS RX	Sequencing: Comparator timing
seq_cmp.n	LVDS RX	Sequencing: Comparator timing
seq_logic.p	LVDS RX	Sequencing: SAR logic timing
seq_logic.n	LVDS RX	Sequencing: SAR logic timing
vdd_a	Power	Analog supply positive
vss_a	GND	Analog supply negative
vdd_d	Power	Digital supply positive
vss_d	GND	Digital supply negative
vdd_io	Power	I/O supply positive
vss_io	GND	I/O supply negative
vdd_dac	Power	DAC supply positive
vss_dac	GND	DAC supply negative
spi_sclk	CMOS Input	SPI serial clock
spi_sdi	CMOS Input	SPI device input (MOSI)
spi_sdo	CMOS Output	SPI master output (MISO)
spi_cs.b	CMOS Input	Chip select (shift in low, load on rising edge)
vin.p	Analog	Analog input positive
vin.n	Analog	Analog input negative
comp_out.p	LVDS TX	Data output positive
comp_out.n	LVDS TX	Data output negative
reset.b	CMOS Input	Global reset (active low, set all regs = 0)

Total: 25 pins

SPI config



SPI Configuration Register (65 bits)

Bit Field	Width	Purpose	Notes
chan_en[15:0]	16	Channel enable	Arbitrary number of 1s allowed. One bit routed to each of 16 ADCs.
chan_sel[15:0]	16	Channel select	Must be one-hot encoded. One bit routed to each of 16 ADCs.
dac_init[M-1:0]	M	DAC initial values	Initial values for each DAC bit. All M bits routed to each ADC.
manual	1	Manual/Auto mode	Controls DAC update source: 0 = comparator output, 1 = dac_init register. Routed to all ADCs.
Total bits:		65	

Register Layout:

[64] manual | [63:48] dac_init[15:0] | [47:32] chan_sel[15:0] | [31:16] chan_en[15:0]

ADC Operation Modes

Mode	Channels Selected	Channels Enabled	DAC Init Setting	Manual Mode	Notes/Purpose
1	One channel (one-hot)	One channel (single bit)	Conventional, Monotonic, or BSS mode	Off	Normal ADC characterization
2	One channel (one-hot)	All channels (all bits set)	Conventional, Monotonic, or BSS mode	Off	Characterizing impact of VREF noise
3	One channel (one-hot)	One channel (single bit)	Dynamically updated externally	On	Calibration mode: external control of DAC state based on COMP output

DAC Init Modes:

- ▶ **Conventional:** Standard binary weighted DAC initialization
- ▶ **Monotonic:** Ensures monotonic DAC behavior
- ▶ **BSS:** Binary Scaled Segmented DAC initialization

Channel Parameter Combinations

Design Space Exploration:

Parameter	Options
N:M Ratio	12:17, 10:13
Coarse-Fine Architecture	Cap. Difference, Vref RDAC Scaling, Bridge Capacitor
Total Capacitance (Ctot)	1pF, 2pF

All Combinations ($2 \times 3 \times 2 = 12$ total):

Config	N:M	Coarse-Fine Architecture	Ctot
1	12:17	Cap. Difference	1pF
2	12:17	Cap. Difference	2pF
3	12:17	Vref RDAC Scaling	1pF
4	12:17	Vref RDAC Scaling	2pF
5	12:17	Bridge Capacitor	1pF
6	12:17	Bridge Capacitor	2pF
7	10:13	Cap. Difference	1pF
8	10:13	Cap. Difference	2pF
9	10:13	Vref RDAC Scaling	1pF
10	10:13	Vref RDAC Scaling	2pF
11	10:13	Bridge Capacitor	1pF
12	10:13	Bridge Capacitor	2pF

Note: Each configuration can be implemented in separate ADC channels for direct comparison.