# ADC Test Chip IO

Pin Name	Pad Type	Pin Purpose		
seq_init_p	LVDS RX	Sequencing: DAC initialization		
seq_init_n	LVDS RX	Sequencing: DAC initialization		
seq_samp_p	LVDS RX	Sequencing: Sample phase control		
seq_samp_n	LVDS RX	Sequencing: Sample phase control		
seq_cmp_p	LVDS RX	Sequencing: Comparator timing		
seq_cmp_n	LVDS RX	Sequencing: Comparator timing		
seq_logic_p	LVDS RX	Sequencing: SAR logic timing		
seq_logic_n	LVDS RX	Sequencing: SAR logic timing		
vdd_a	Power	Analog supply positive		
vss_a	GND	Analog supply negative		
vdd_d	Power	Digital supply positive		
vss_d	GND	Digital supply negative		
vdd_io	Power	I/O supply positive		
vss_io	GND	I/O supply negative		
vdd_dac	Power	DAC supply positive		
vss_dac	GND	DAC supply negative		
spi_sclk	CMOS Input	SPI serial clock		
spi_sdi	CMOS Input	SPI device input (MOSI)		
spi_sdo	CMOS Output	SPI master output (MISO)		
spi_cs_b	CMOS Input	Chip select (shift in low, load on rising edge)		
vin_p	Analog	Analog input positive		
vin_n	Analog	Analog input negative		
comp_out_p	LVDS TX	Data output positive		
comp_out_n	LVDS TX	Data output negative		
reset_b	CMOS Input	Global reset (active low, set all regs $= 0$ )		

Total: 25 pins

## SPI Configuration Register (65 bits)

Bit Field	Width	Purpose Notes		
chan_en[15:0]	16	Channel enable	nel enable Arbitrary number of 1s allowed.	
			One bit routed to each of 16 ADCs.	
chan_sel[15:0]	16	Channel select	Must be one-hot encoded.	
			One bit routed to each of 16 ADCs.	
dac_init[M-1:0]	М	DAC initial values	Initial values for each DAC bit.	
			All M bits routed to each ADC.	
manual	1	Manual/Auto mode	Controls DAC update source:	
			0 = comparator output,	
			$1 = \mathtt{dac}$ _init register.	
			Routed to all ADCs.	
Total bits:		65		

#### Register Layout:

[64] manual | [63:48] dac\_init[15:0] | [47:32] chan\_sel[15:0] | [31:16] chan\_en[15:0]

### **ADC Operation Modes**

Mode	Channels	Channels	DAC Init	Manual	Notes/Purpose
	Selected	Enabled	Setting	Mode	
1	One channel	One channel	Conventional,	Off	Normal ADC
	(one-hot)	(single bit)	Monotonic, or		characterization
			BSS mode		
2	One channel	All channels	Conventional,	Off	Characterizing
	(one-hot)	(all bits set)	Monotonic, or		impact of VREF
			BSS mode		noise
3	One channel	One channel	Dynamically	On	Calibration mode:
	(one-hot)	(single bit)	updated		external control
			externally		of DAC state based
					on COMP output

#### **DAC Init Modes:**

- ▶ Conventional: Standard binary weighted DAC initialization
- ▶ Monotonic: Ensures monotonic DAC behavior
- **BSS:** Binary Scaled Segmented DAC initialization