# Embedded System Design Practice 6

TaeWook Kim & SeokHyun Hong Hanyang University

## **TEST UART & TIMER SETTINGS**

# Preparation for the VPOS kernel porting

- 1. Implement Startup code
- 2. UART Settings
- 3. TIMER Settings
- 4. Implement Hardware Interrupt Handler
  - (1) UART Interrupt
  - (2) Timer Interrupt
- 5. Implement Software Interrupt Entering/Leaving Routine
- 6. Kernel compile + load kernel image in RAM

## **Contents**

- 1. Compile the kernel
- 2. Test UART Settings
- 3. Test Timer Settings

#### **COMPILE THE KERNEL**

# **Edit Linker Script**

#### • Edit Linker Script

- >> vi vpos/hal/cpu/vpos\_kernel-ld-script
- Edit first line of 'SECTIONS' to ". = 0x20008000;"

```
OUTPUT_FORMAT("elf32-littlearm", "elf32-littlearm", "elf32-littlearm")
OUTPUT_ARCH(arm)
ENTRY(vh_VPOS_STARTUP)
SECTI ONS
        x = 0x 20008000;
        . = ALI GN(4):
        .text : { *(.text) }
        . = ALI GN(4):
        .rodata : { *(.rodata) }
        . = ALI GN(4):
        .data: { *(.data) }
        . = ALI GN(4);
        .got : { *(.got) }
        . = ALI GN(4):
        .bss : { *(.bss) }
```

# **Kernel Compile**

- Copy image to /tftpboot after kernel compilation
  - 1. make clean
  - 2. make
  - 3. cp images/vpos.bin /tftpboot
- Check vpos.bin has been copied
  - 1. ls /tftpboot

```
root@ubuntu:~/embedded/vpos/kernel# ls /tftpboot/
u-boot.bin uBoot-S5PC100.bin vpos.bin
```

#### **TEST UART SETTINGS**

## **Answer Code**

```
void vh_serial_init(void)
{
    int i;
    // UART 1 Setting
    vh_GPA0CON = vh_vSERIAL_CON;
    vh_GPA0PUD = vh_vSERIAL_PUD;

    // UART 1 Configuration
    vh_ULCON = vh_UFCON = vh_UFCON = vh_UINTM1 = vh_UINTM1 = vh_UINTP1 =
```

```
vh_ULCON = 0x3;
vh_UCON = 0x245;
vh_UFCON = 0xc7;
vh_UINTM1 = 0xe;
vh_UINTP1 = 0x1f;
vh_UBRDIV = ((66000000 / (115200 * 16)) - 1);
```

vpos/hal/io/serial.c

## **UART Communication**

Run the minicom and upload the vpos kernel

```
$ tftp c0008000 vpos.bin
$ bootm c0008000
```

You can see the kernel output through UART

## **UART Communication**

• Type "Is" to see if we can send the string

```
Shell> Is
```

It's not an error because we didn't implement interrupt

## **Error Case**

If the output suspends after "Starting kernel...",
 you should recheck UART configuration

```
2017123456 # bootm c0008000
Boot with zImage
Starting kernel ...
```

If the UART is misconfigured, we cannot see the kernel's output through UART

#### **TEST TIMER SETTINGS**

## **Answer Code**

#### vpos/hal/include/vh\_io\_hal.h

vpos/hal/io/timer.c

# **Test the Timer using TCNT00**

- Add Timer Test Function
  - vpos/kernel/kernel\_start.c
- Timer4 Enable code (Start Timer4)
  - 1. Clears the Timer4 field of TCON to 0 (bits 20 to 22)
  - 2. Auto Reload on and Manual Update (sets bit 21 and bit 22 to 1)
  - 3. Clear Timer4 part of TCON to all 0
  - 4. Auto Reload on and Timer4 Start (sets bit 20 and bit 22 to 1)
- Check the value of the TCNTO4 register several times in the loop statement
  - TCNTO4 value continues to change when timer works

# **Test the Timer using TCNT00**

- Define Timer Test Function
  - vpos/kernel/kernel\_start.c
  - Define above the VPOS\_kernel\_main()

#### Code

# **Test the Timer using TCNTO0**

- Call the Timer test function
  - Call the test function from the VPOS\_kernel\_main () function
- Code

```
id VPOS kernel main( void )
     pthread_t p_thread, p_thread_0, p_thread_1, p_thread_2;
     vk scheduler unlock();
     init thread id();
     init thread pointer();
     vh user mode = USER MODE;
     vk init kdata struct();
     vk machine init();
     set_interrupt();
     printk("%s\n%s\n%s\n", top_line, version, bottom_line);
    TIMER_test();
     race var = 0;
     pthread_create(&p_thread, NULL, VPOS_SHELL, (void *)N
     VPOS_start();
```

# **Test the Timer using TCNTO0**

Run the minicom and upload the vpos kernel

\$ tftp c0008000 vpos.bin

\$ bootm c0008000

# **Test the Timer using TCNTO0**

- The counter decreases as time passes while executing
- The counter starts from the reload value (16000)

```
***********************************
   OURIX version 3.0
                      xx/10/2012
timebuffer[0] : 16000
timebuffer[1] : 15968
timebuffer[2] : 15935
timebuffer[3]: 15903
timebuffer[4]: 15870
timebuffer[5]: 15837
timebuffer[6] : 15805
timebuffer[7]: 15772
timebuffer[8] : 15739
timebuffer[9] : 15707
timebuffer[10] : 15674
timebuffer[11] : 15640
timebuffer[12] : 15606
timebuffer[13] : 15571
timebuffer[14] : 15537
timebuffer[15] : 15503
timebuffer[16] : 15469
timebuffer[17] : 15435
timebuffer[18] : <u>15401</u>
timebuffer[19] : 15366
vk_swi_classifier switch up
```

## **UART INTERRUPT**

# Preparation for the VPOS kernel porting

- 1. Implement Startup code
- 2. UART Settings
- 3. TIMER Settings
- 4. Implement Hardware Interrupt Handler
  - (1) UART Interrupt
  - (2) Timer Interrupt
- 5. Implement Software Interrupt Entering/Leaving Routine
- 6. Kernel compile + load kernel image in RAM

## **Contents**


- 1. Exception
- 2. Interrupt
- 3. Vectored Interrupt Controller
- 4. UART Interrupt Handler
- 5. Interrupt Entering & leaving Routine

## **EXCEPTION**

# **Exception**

#### Exception?

- The state in which the sequential execution of commands should be stopped
- The state in which an exception or interrupt occurred
  - Undefined instruction
  - Memory access failure
  - Software interrupt
  - External hardware interrupt
  - ...
- Move to the Exception Handler from the current routine



# **Types of Exception**

Exception	Mode	Vector table offset
Reset	SVC	+0x00
Undefined Instruction	UND	+0x04
Software Interrupt(SWI)	SVC	+0x08
Prefetch Abort	ABT	+0x0c
Data Abort	ABT	+0x10
Not assigned	-	+0x14
IRQ	IRQ	+0x18
FIQ	FIQ	+0x1c

# **Entering Exception Handler**

- When an exception occurs, the CPU automatically,
  - 1. Store CPSR value in SPSR in exception mode
  - 2. Save the PC value to the Link Register(Ir) in exception mode
  - 3. Change mode bit of CPSR to enter corresponding exception mode
  - 4. Execute the exception handler by storing the address of the exception handler on the PC
    - Vector table base address + Vector table offset
    - Vector table base address stored in ARM Coprocessor

```
// change vector table base address (0x20008044)
ldr r0, =vh_vector_base
mcr p15, 0, r0, c12, c0, 0
```

Save Vector base address

**Vector Table** 

## **Exception Handler**

- Exception Handler
  - Find the reason of the exception and resolve the exception
  - If the exception is an interrupt, it must process the interrupt and return to the main routine.
- How can program return to the original routine after completion of exception handling?
  - movs pc, Ir
    - Save the value of Link Register to PC
      - Link register value needs additional calculation according to exception

#### **INTERRUPT**

# Polling vs. Interrupt

- How do I know if I can use the device now?
  - Polling & Interrupt

#### Polling

- The CPU checks the status of the device at regular intervals
- Check the status bit value

#### Interrupt

- Notify the CPU when the device can send data or receive data from the outside
- CPU can do other things until interrupt occurs

## Interrupt


#### ARM's Interrupt

- IRQ : Normal Interrupt
  - General purpose interrupt
  - Lower priority and higher priority delay time than FIQ
- FIQ : Fast Interrupt
  - Used for interrupt sources that require fast response time
  - Use for specific applications only
- SWI : Software Interrupt
  - Software interrupts to enter privileged mode
  - Used to call kernel functions

## **Interrupt Controller**

#### Definition

 A controller for connecting multiple external interrupts to one of the CPU's interrupt request ports




## **Interrupt Service Routine**

#### Definition

- A routine for processing an interrupt when an interrupt occurs
  - Timer interrupt → Call scheduler
  - UART interrupt → Receiving data transmitted from outside

## **How to Process Interrupt**



## **How to Process Interrupt**

- 1. Interrupts occur on the device
- 2. The ARM CPU changes to IRQ mode (the CPU handles it automatically)
  - Disable interrupt
  - Store CPSR value in SPSR
  - Go to vector table's interrupt handler
- 3. Save context
  - Storing r0-r12, sp, Ir values in the previous mode(User mode) on the stack (stmfd)
- 4. Locate the interrupt source in the interrupt handler and run its interrupt service routine (ISR)
- 5. Execute interrupt service routine to process interrupts

# **How to Process Interrupt**

#### 6. Restore context

 Loads the r0-r12, sp, Ir values stored in the stack into each register in the previous mode (ldmfd)

#### 7. Enable Interrupt


- 8. Ir = Ir 4
  - Pipeline
  - Since the IRQ occurs after the current instruction is executed, the address to be returned must use the next instruction, that is, the value of Ir-4, as the return address.
- 9. Return to original routine using 'movs pc, Ir' command

## **VECTORED INTERRUPT CONTROLLER**

### **Vectored Interrupt Controller**

- VIC (Vectored Interrupt Controller)
  - Vector interrupt register set support
    - One register for each interrupt source
    - Each register stores the address of the interrupt service routine.
    - When an interrupt occurs, the controller automatically loads the service routine address of the interrupt into the VICADDRESS register
    - The CPU jumps to the interrupt service routine stored in the VICADDRESS register

### **Vectored Interrupt Controller**



### **Vectored Interrupt Controller**

#### Advantages

- Interrupt latency can be reduced
  - The other interrupt controller identifies the interrupt source in the software interrupt handler
  - No software interrupt handler required on VIC
    - Interrupt source can be known on hardware
    - Can run ISRs faster than other ICs

### VIC of S5PC100

- There are three VICs
  - Supports 32 interrupt sources per VIC
- Interrupt Source List
  - See Datasheet Page. 360~362

			50	IrDA	IrDA Interrupt
	VIC1		49	SPI2	SPI2 Interrupt
	ARM, power,		48	SPI1	SPI1 Interrupt
	memory,		47	SPI0	SPI0 Interrupt
	Connectivity, Storage		46	I2C0	I2C0 Interrupt
			45	UART3	UART3 Interrupt
			44	UART2	UART2 Interrupt
VIC total: 43rd VIC 1: 11th			43	UART1	UART1 Interrupt
		1	42	UART0	UART0 Interrupt
			41	CFC	CFCON Interrupt
			40	NFC	NFCON Interrupt

### **Registers of VIC**

- Control registers
  - VICINTSELECT
  - VICINTENABLE
  - VICINTENCLEAR
  - VICSWPRIORITYMASK
- Status register
  - VICIRQSTATUS
- ISR address storage register
  - VICVECTADDR[0-31]
  - VICADDRESS

#### **VICINTSELECT**

- Register : VICINTSELECT
  - Interrupt Select Register
    - Register to set Interrupt Source to IRQ/FIQ
    - One interrupt source corresponds to one bit ex) 0 interrupt source corresponds to bit 0

VICINTSELECT	Bit	Description	Reset Value
IntSelect	[31:0]	Selects interrupt type for interrupt request:  0 = IRQ interrupt  1 = FIQ interrupt  There is one bit of the register for each interrupt source.	0x00000000

### VICINTENABLE

#### • Register : VICINTENABLE

- Interrupt Enable Register
  - Register to enable Interrupt Source
  - No function to disable

VICINTENABLE	Bit	Description	Reset Value
IntEnable	[31:0]	Enables the interrupt request lines, which allows the interrupts to reach the processor.	
		Read: 0 = Disables Interrupt 1 = Enables Interrupt	
		Use this register to enable interrupt. The VICINTENCLEAR Register must be used to disable the interrupt enable.	0x00000000
		Write: 0 = No effect 1 = Enables Interrupt.	
		On reset, all interrupts are disabled.	
		There is one bit of the register for each interrupt source.	

### VICINTENCLEAR

#### VICINTENCLEAR

- Interrupt Enabler Clear Register
  - A register that disables the interrupt source

VICINTENCLEAR	Bit	Description	Reset Value
IntEnable Clear	[31:0]	Clears corresponding bits in the VICINTENABLE Register:	
		0 = No effect 1 = Disables Interrupt in VICINTENABLE Register.	-
		There is one bit of the register for each interrupt source.	

### **VICSWPRIORITYMASK**

#### VICSWPRIORITYMASK

- Software Priority Mask Register
  - Registers that mask 16 priority levels of interrupts

VICSWPRIORITYMASK	Bit	Description	Reset Value
Reserved	[31:16]	Reserved, read as 0, do not modify	0x0
SWPriorityMask	[15:0]	Controls software masking of the 16 interrupt priority levels:  0 = Interrupt priority level is masked  1 = Interrupt priority level is not masked  Each bit of the register is applied to each of the 16 interrupt priority levels.	0xFFFF

# **VICIRQSTATUS**

- Register : VICIRQSTATUS
  - IRQ Status Register
    - Register indicating which interrupt occurred
    - When a specific interrupt occurs, the bit indicating the interrupt is set to 1

VICIRQSTATUS	Bit	Description	Reset Value
		Shows the status of the interrupts after masking by the VICINTENABLE and VICINTSELECT Registers:	
IRQStatus	[31:0]	0 = Interrupt is inactive 1 = Interrupt is active.	0x00000000
		There is one bit of the register for each interrupt source.	

### VICVECTADDR[0-31]

- Register : VICVECTADDR[0-31]
  - Vector Address Register
    - Registers that store the ISR address of each interrupt source
    - There are 32 VICVECTADDRs corresponding to 32 interrupt sources
      - There are 3 VICs in S5PC100, so there are 96 VICVECTADDR in total

VICVECTADDR[0-31]	Bit	Description	Reset Value
VectorAddr 0-31	[31:0]	Contains ISR vector addresses.	0x00000000

### **VICADDRESS**

#### • Register : VICADDRESS

- Vector Address Register
  - When the interrupt occurs, load the ISR address of the corresponding interrupt source
  - Controller automatically loads

ex) Interrupt occurs at interrupt source 12,

VICADDRESS ← VICVECTADDR[12]

VICADDRESS	Bit	Description	Reset Value
VectAddr	[31:0]	Contains the address of the currently active ISR, with reset value 0x00000000.	0x00000000
		A read of this register returns the address of the ISR and sets the current interrupt as being serviced. A read must be performed while there is an active interrupt.	
		A write of any value to this register clears the current interrupt. A write must only be performed at the end of an interrupt service routine.	

### **UART INTERRUPT CODE (C CODE)**

# VPOS\_kernel\_main()

#### Functions

- Initialize the VPOS kernel data structure
- Initialize hardware such as serial device and timer
- Enable interrupt
- Print boot message
- Create a shell thread
- Enter scheduler callingVPOS\_start routine

#### Source code location

vpos/kernel/kernel.start.c

```
void VPOS kernel main( void )
       pthread t p thread, p thread 0, p thread 1, p thread 2;
       /* static and global variable initialization */
       vk scheduler unlock();
       init thread id();
       init_thread_pointer();
       vh user mode = USER MODE;
       vk init kdata struct();
       vk machine init();
       set interrupt();
       printk("%s\n%s\n%s\n", top line, version, bottom line);
       /* initialization for thread */
       race var = 0;
       pthread create(&p thread, NULL, VPOS SHELL, (void *)NULL);
       //pthread create(&p thread 0, NULL, race ex 1, (void *)NULL);
       //pthread_create(&p_thread_1, NULL, race_ex_0, (void *)NULL);
       //pthread_create(&p_thread_2, NULL, race_ex_2, (void *)NULL);
       VPOS start();
       /* cannot reach here */
       printk("OS ERROR: UPOS kernel main( void )\n");
       while(1){}
```

### set\_interrupt()

#### Location

vpos/kernel/kernel\_start.c

#### Add code

– Call vh\_serial\_irq\_enable()

```
void set_interrupt(void)
{
    // interrupt setting
    vh_serial_irq_enable();
}
```

#### • Role

Functions that enable UART1 Interrupt

#### Location

– vpos/hal/io/serial.c

- Order of execution
  - 1. Save ISR address in VIC1VECTADDR11 register
    - Save vh\_serial\_interrupt\_handler() function address
  - 2. Enable UART1 interrupt in VIC1INTENABLE register
    - Set bit 11 to 1
  - 3. Set the UART1 interrupt to IRQ in the VIC1INTSELECT register
    - Clear bit 11 to 0
  - 4. Mask all VIC1SWPRIORITYMASK register
    - Set all bits to 1

Add code

```
void vh_serial_irq_enable(void)
{
    /* enable UART1 Interrupt */
    vh_VIC1VECTADDR11 = (unsigned int)&vh_serial_interrupt_handler;
    vh_VIC1INTENABLE |= vh_VIC_UART1_bit;
    vh_VIC1INTSELECT &= ~vh_VIC_UART1_bit;
    vh_VIC1SWPRIORITYMASK = 0xffff;
}
```

vpos/hal/io/serial.c

Add code

vpos/hal/include/vh\_io\_hal.h

# vh\_serial\_interrupt\_handler()

#### Description

- UART1 Interrupt Handler
- Receives keyboard input and stores it in a buffer

#### Location

vpos/hal/io/serial.c

# vh\_serial\_interrupt\_handler()

#### Order of execution

- 1. Store keyboard character data received in the URXH register in a buffer
  - Call vk\_serial\_push()
- 2. Pending clear UART1 interrupt
  - Disable UART1 interrupt in VICINTENCLEAR register
    - Set bit 11 to 1
  - Enable UART1 interrupt in VIC1INTENABLE register
    - Set bit 11 to 1
  - Reset UART1 interrupt in UINTP1 register
    - Set all bits to 1
    - Set the UINTP1 register to 1 to clear the interrupt

# vh\_serial\_interrupt\_handler()

Add code

# Modify getc()

#### • Edit code

– vpos/hal/io/serial.c

```
char getc(void)
{
    char c;
    while(pop_idx == push_idx){}

    c = serial_buff[pop_idx++];
    pop_idx %= SERIAL_BUFF_SIZE;

    return c;
}
```

# Modify vk\_serial\_push()

#### • Edit code

– vpos/hal/io/serial.c

```
void vk_serial_push(void)
{
    char c;
    int i=0;
    c = vh_URXH1;

    serial_buff[push_idx++] = c;
    push_idx %= SERIAL_BUFF_SIZE;
}
```

# **Polling vs Interrupt**

#### Polling

```
char getc(void)
    char c;
    unsigned long rxstat;
                                                Keep spinning
    while(!vh_SERIAL_CHAR_READY());
                                                until UART is ready
     = vh SERIAL READ CHAR();
                                                Read the value
    rxstat = vh_SERIAL_READ_STATUS();
    return c;
```

# **Polling vs Interrupt**

#### Interrupt

```
void vh_serial_interrupt_handler(void)
                                               Write the value
   vk_serial_push();
    vh VIC1INTENCLEAR |= vh VIC UART1 bit;
                                               when interrupt occurs
    vh_VIC1INTENABLE |= vh_VIC_UART1_bit;
    vh UINTP1 = 0xf;
void vk_serial_push(void)
    char c;
    int i=0;
    c = vh URXH1;
    serial_buff[push_idx++] = c;
    push idx %= SERIAL BUFF SIZE;
```

# **Polling vs Interrupt**

Interrupt

```
char getc(void)
{
    char c;
    while(pop_idx == push_idx){}

    c = serial_buff[pop_idx++];
    pop_idx %= SERIAL_BUFF_SIZE;

    return c;
}
Read the value from the kernel buffer
```

### **UART INTERRUPT CODE (ASSEMBLY)**

### Interrupt entry routine

#### Routine flow

- Link register adjust
- 2. Store registers and SPSRs in the previous mode on the stack
- 3. Check VICIRQSTATUS to see which of the three controllers has generated an interrupt
  - Use only VIC 0 and VIC 1 in this practice
- 4. Store the value of VICADDRESS on the pc

### Interrupt return routine

#### Routine flow

- 1. Change the CPSR to IRQ mode and set the IRQ Mask bit to 1
- Restore the registers and SPSR of the previous mode from the stack
- 3. Return to original routine using 'movs pc, lr'

### Interrupt entry routine: vh\_irq

#### Code

```
vpos/hal/cpu/HAL_arch_startup.S
     vh irq:
          sub 1r,1r,#4
          str sp, vk save irq mode stack ptr
          sub sp, sp, #4
          stmfd sp,{r13}^
          sub sp, sp, #4
Save Context
          stmfd sp!,{r0-r12}
          mrs r0, spsr_all
          stmfd sp!,{r0, 1r} -
                                 Save SPSR and Link Register
             sp, vk_save_irq_current_tcb_bottom
          str
                1dr
          1dr
                r1, [r0]
                r1, #0x0
          CMP
                vh irq VICO
          bne
              r0. =0xe4100000
                                        VIC1IRQSTATUS
          1dr
          1dr
                r1, [r0]
                r1, #0x0
          CMP
                vh irq VIC1
          bne
```

# Interrupt entry & return routine : vh\_irq\_VIC1

#### Code

```
vpos/hal/cpu/HAL_arch_startup.S
  vh irq VIC1:
           1dr
                    r0. = 0xe4100f00
           1dr
                    r1, [r0]
                                          Jump to the interrupt handler address stored in VIC0ADDRESS
                    r14. pc
           mov
                    pc, r1
           MOV
                    cpsr c, #vh IRQMODE | 0x80
           msr
                    r14. = 0xe4100f00
           1dr
                                          VIC interrupt service completed
                    r14, [r14]
           str
           1dmfd
                    sp!, {r0, 1r}
                    spsr cxsf, r0
           msr
                    sp!, {r0-r12}
           1dmfd
Restore
                    sp, {r13}^
           1dmfd
context
                    sp. sp. #4
           add
                    sp, {r14}^
           1dmfd
           add
                    sp sp #4
                    pc.lr
           movs
```

#### **ASSIGNMENT**

#### **Assignment1 - Boot the Modified U-Boot**


(only for the people who didn't upload the assignment)

- Every teammate should upload the boot screen

```
U-Boot 1.3.4 (Mar 9 2022 - 19:36:05) for SL2_C100
CPU:
         S5PC100@666MHz
         Fclk = 1332MHz, Hclk = 166MHz, Pclk = 66MHz, Serial = PCLK
Board:
         SL2 C100
DRAM:
         256 MB
        1 MB
lash:
NAND:
         512 MB
         serial
In:
Out:
         serial
         serial
Hit any key to stop autoboot: 0
2022xxxxxx #
2022xxxxxx #
```

example image file to update

(You or Teammate's Student ID must be shown)



Create "lab02" directory and upload uboot screenshot file



### **Assignment1 - Boot the Modified U-Boot**

(optional: who cannot use the embedded board)

- 1. Differences between NAND Flash and SDRAM
- 2. Why we use cross-compiler
- 3. What happens after "tftp c0008000 u-boot.bin"
- Upload the answer of the question above on the "lab02" directory of the embedded repository
- Accepted Format : md, txt, doc, docx

**Final Deadline : 4/10 (Sun), 11:59pm** 

#### **Assignment2 - UART Settings and Interrupt**

- Modify vpos/hal/io/serial.c

```
void vh_serial_interrupt_handler(void)
{
          printk("\nserial interrupt handler\n");
          vk_serial_push();
          vh_VIC1INTENCLEAR |= vh_VIC_UART1_bit;
          vh_VIC1INTENABLE |= vh_VIC_UART1_bit;
          vh_UINTP1 = 0xf;
}
```

### **Assignment2 - UART Settings and Interrupt**

- Upload the kernel screen showing that UART interrupt has occured
- When you press the keyboard, kernel prints "serial interrupt handler"
- Upload the image file on the "lab06" of embedded repository

```
vk_swi_classifier switch up

Race condition value = 0

Shell>
serial interrupt handler

1
serial interrupt handler

2
serial interrupt handler

3
serial interrupt handler

4
serial interrupt handler
```

example image file to upload

### **Assignment2 - UART Settings and Interrupt**

(optional: who cannot use the embedded board)

- 1. What is "Exception"
- 2. Polling vs Interrupt
- 3. Explain the process after receiving UART interrupt
- Upload the answer of the question above on the "lab06" directory of the embedded repository
- Accepted Format : md, txt, doc, docx

Deadline: 4/15 (Fri), 11:59pm

# Thank you