### **ARM Subroutines**

Lecture 8

Yeongpil Cho

Hanynag University

## Topics

- Passing Parameters to Subroutines via Registers
- Preserve Environment via Stack
- Stack and Recursive Functions


Passing Parameters to Subroutines via Registers

### Subroutine

- A subroutine, also called a function or a procedure,
  - single-entry, single-exit
  - Return to caller after it exits
- When a subroutine is called, the Link Register (LR) holds the memory address of the next instruction to be executed after the subroutine exits.

# Link Register

• Link Register (LR) holds the return address



## Calling and exiting a Subroutine

#### BL label

- Step 1: LR = the next inst.
- Step 2: PC = label

#### BX LR

- **■** PC = LR
- Notes:
  - *label* is name of subroutine
  - Compiler translates label to memory address
  - After call, LR holds return address (the instruction following the call)

```
MOV r4, #100
...
BL foo
...
```


### BL and BX

```
void enable(void) ;
   enable();
       Compiler
                                   .global enable
 BL enable
                                 → enable: • • •
                                           BX LR
```

# **ARM Calling Convention**

Register	Usage	Subroutine Preserved	Notes		
r0	Argument 1 and return value	No	If return has 64 bits, then r0:r1 hold it. If argument 1 h as 64 bits, r0:r1 hold it.		
r1	Argument 2	No			
r2	Argument 3	No	If the return has 128 bits, r0-r3 hold it.		
r3	Argument 4	No	If more than 4 arguments, use the stack		
r4	General-purpose V1	Yes	Variable register 1 holds a local variable.		
r5	General-purpose V2	Yes	Variable register 2 holds a local variable.		
r6	General-purpose V3	Yes	Variable register 3 holds a local variable.		
r7	General-purpose V4	Yes	Variable register 4 holds a local variable.		
r8	General-purpose V5	YES	Variable register 5 holds a local variable.		
r9	Platform specific/V6	No	Usage is platform-dependent.		
r10	General-purpose V7	Yes	Variable register 7 holds a local variable.		
r11	General-purpose V8	Yes	Variable register 8 holds a local variable.		
r12 (IP)	Intra-procedure-call register	No	It holds intermediate values between a procedure and the sub-procedure it calls.		
r13 (SP)	Stack pointer	Yes	SP has to be the same after a subroutine has completed		
r14 (LR)	Link register	No	LR does not have to contain the same value after a subroutine has completed.		
r15 (PC)	Program counter	N/A	Do not directly change PC		

## Passing Arguments via Registers




```
MOV R0,#3
       MOV R1,#4
                                   R1: second argument
       BL SSQ
       MOV R2, R0
                                R0: first argument
       B ENDL
SSQ:
                                      int SSQ(int x, int y){
       MUL R2, R0, R0
                                           int z;
                                           z = x*x + y * y;
       MUL R3,R1,R1
                                           return<sub>z;</sub>
       ADD R2, R2, R3
       MOV R0, R2
       BX LR
                                              R0: Return Value
```

```
R0,#3
         MOV
                               R0
         MOV
              R1,#4
                               R1
              SSQ
         BL
                               R2
         MOV R2, R0
                               R3
         B ENDL
                                                        BL
                               LR
SSQ:
                                                        B ENDL
                                   0x08000128
                               PC
         MUL R2, R0, R0
                                                  SSQ
              R3,R1,R1
         MUL
                               In fact, PC is 0x08000129
              R2,R2,R3
         ADD
                               because bit 0 of PC should
              R0, R2
         MOV
                               always be 1 for ARM Cortex-
                               M to indicate thumb mode.
              LR
         BX
                                                        BX LR
ENDL:
```

Memory **Address** MOV R0,#3 0x08000128 MOV R1,#4 0x0800012C SSQ 0x08000130 0x08000134 MOV R2, R0 0x08000136 MUL R2,... 0x0800013B MUL R3,... 0x0800013C ADD R2,R3 0x08000140 0x08000142 MOV R0, R2 0x08000144

```
MOV R0,#3
       MOV
            R1,#4
            SSQ
       BL
       MOV R2, R0
       B ENDL
SSQ:
            R2, R0, R0
       MUL
            R3,R1,R1
       MUL
            R2, R2, R3
       ADD
            R0, R2
       MOV
            LR
       BX
ENDL:
```



```
R0,#3
        MOV
                            R0
                                     3
        MOV
             R1,#4
                            R1
                                     4
            SSQ
        BL
                                                  MOV R0,#3
                            R2
        MOV R2, R0
                            R3
                                                  MOV R1,#4
        B ENDL
                                                  BL
                                                      SSQ
                            LR
                                                  MOV R2, R0
SSQ:
                                                  B ENDL
                                0x0800012C
                            PC
            R2, R0, R0
        MUL
                                             SSQ
                                                  MUL R2,...
            R3,R1,R1
        MUL
                                                  MUL R3,...
            R2, R2, R3
        ADD
                                                  ADD R2,R3
            R0, R2
        MOV
                                                  MOV R0,R2
             LR
        BX
                                                  BX LR
ENDL:
```

Memory

**Address** 

0x08000128

0x0800012C

0x08000130

0x08000134

0x08000136

0x0800013B

0x0800013C

0x08000140

0x08000142

0x08000144

```
R0,#3
        MOV
                            R0
                                     3
        MOV
             R1,#4
                            R1
                                     4
             SSQ
        BL
                                                  MOV R0,#3
                            R2
        MOV R2, R0
                            R3
                                                  MOV R1,#4
        B ENDL
                                                  BL
                                                      SSQ
                            LR
                                                  MOV R2, R0
SSQ:
                                                  B ENDL
                                0x08000130
                            PC
            R2, R0, R0
        MUL
                                             SSQ
                                                  MUL R2,...
            R3,R1,R1
        MUL
                                                  MUL R3,...
            R2, R2, R3
        ADD
                                                  ADD R2,R3
            R0, R2
        MOV
                                                  MOV R0,R2
             LR
        BX
                                                  BX LR
ENDL:
```

Memory

**Address** 

0x08000128

0x0800012C

0x08000130

0x08000134

0x08000136

0x0800013B

0x0800013C

0x08000140


0x08000142

0x08000144


```
R0,#3
        MOV
                              R0
                                       3
        MOV
             R1,#4
                                                                     Memory
                              R1
                                       4
                                                                     Address
             SSQ
        BL
                                                     MOV R0,#3
                                                                  0x08000128
                              R2
        MOV R2, R0
                              R3
                                                     MOV R1,#4
                                                                  0x0800012C
        B ENDL
                                                      BL
                                                         SS0
                                                                  0x08000130
                                  0x08000134
                                                                  0x08000134
                                                     MOV R2, R0
                              LR
SSQ:
                                                      B ENDL
                                                                  0x08000136
                                  0x0800013B
        MUL R2, R0, R0
                                                SSQ*
                                                     MUL R2,...
                                                                  0x0800013B
             R3,R1,R1
        MUL
                              In fact, LR is 0x08000135
                                                     MUL R3,...
                                                                  0x0800013C
        ADD
             R2, R2, R3
                              because bit 0 of PC should
                                                     ADD R2,R3
                                                                  0x08000140
                              always be 1 for ARM Cortex-
             R0, R2
        MOV
                              M to indicate thumb mode.
                                                                  0x08000142
                                                      MOV R0, R2
        BX
             I R
                                                                  0x08000144
                                                      BX LR
ENDL:
```

Address of the next instruction after the branch is saved into


```
R0,#3
       MOV
       MOV
            R1,#4
            SSQ
       BL
       MOV R2, R0
       B ENDL
SSQ:
       MUL R2, R0, R0
            R3,R1,R1
       MUL
            R2, R2, R3
       ADD
            R0, R2
       MOV
            LR
       BX
ENDL:
```




```
R0,#3
       MOV
       MOV
            R1,#4
            SSQ
       BL
       MOV R2, R0
       B ENDL
SSQ:
            R2, R0, R0
       MUL
            R3,R1,R1
            R2, R2, R3
       ADD
            R0, R2
       MOV
            LR
       BX
ENDL:
```




```
MOV R0,#3
       MOV R1,#4
            SSQ
       BL
       MOV R2, R0
       B ENDL
SSQ:
       MUL R2, R0, R0
       MUL R3, R1, R1
       ADD R2, R2, R3
       MOV RO, R2
       BX
            LR
ENDL:
```




```
R0,#3
       MOV
       MOV
            R1,#4
            SSQ
       BL
       MOV R2, R0
       B ENDL
SSQ:
            R2, R0, R0
       MUL
            R3,R1,R1
       MUL
            R2, R2, R3
       ADD
            R0, R2
       MOV
            LR
       BX
ENDL:
```



```
R0,#3
       MOV
       MOV
            R1,#4
            SSQ
       BL
       MOV R2, R0
       B ENDL
SSQ:
            R2, R0, R0
       MUL
            R3,R1,R1
       MUL
            R2, R2, R3
       ADD
            R0, R2
       MOV
            LR
       BX
ENDL:
```





	MOV	R0,#3			7		
		R1,#4	RØ	25			
		SSQ	R1	4			
ssQ:	•	R2	25		MOV	R0,#3	
		MOV R2, R0 B ENDL	R3	16	1	MOV	R1,#4
	• • •	'		_	BL	SSQ	
		LR	0x08000134	<b>—</b>	MOV	R2,R0	
		12 DO DO	PC	0x08000134		B E	NDL
		R2,R0,R0			SSQ	MUL	R2,
		R3,R1,R1				MUL	R3,
		R2,R2,R3				ADD	R2,R3
		R0,R2				MOV	R0,R2
ENDI	ВХ	LR				BX I	LR
ENDL:	• • •						

Memory Address

0x08000128

0x0800012C

0x08000130

0x08000134

0x08000136


0x0800013B


0x0800013C

0x08000140

0x08000142


0x08000144





### Realities

- In the previous example, PC is incremented by 2 or 4.
- but, PC is always incremented by 4.
  - Each time, 4 bytes are fetched from the instruction memory
  - It is either two 16-bit instructions or one 32-bit instruction




If bit [15-11] = 11101, 11110, or 11111, then, it is the first half-word of a 32-bit instruction. Otherwise, it is a 16-bit instruction.

Preserve Environment via Stack

### Stack


- A Last-In-First-Out data structure
- Only allow to access the most recently added item
  - Also called the top of the stack
- Key operations:
  - push (add item to stack)
  - pop (remove top item from stack)






### Stack Growth Convention:

## Ascending vs Descending




**Descending stack**: Stack grows towards low memory address



**Ascending stack**: Stack grows towards high memory address

### Stack Growth Convention:

## Full vs Empty




*Full stack*: SP points to the last item pushed onto the stack


**Empty stack**: SP points to the next free space on the stack

### Cortex-M Stack

- stack pointer (SP) = R13
- Cortex-M uses *full descending stack* 
  - Grow downwards
- stack pointer
  - decremented on PUSH
  - incremented on POP



## Full Descending Stack



PUSH {register\_list}
equivalent to:
STMDB SP!, {register\_list}

DB: Decrement Before

POP {register\_list}
equivalent to:
LDMIA SP!, {register\_list}

IA: Increment After

### Stack

```
PUSH \{Rd\}

■ SP = SP-4 \longrightarrow descending stack

■ (*SP) = Rd \longrightarrow full stack
```

### Push multiple registers

```
They are equivalent.

PUSH {r8}

PUSH {r8, r7, r6}

PUSH {r7}

PUSH {r7}

PUSH {r6}
```

- The order in which registers listed in the register list does not matter.
- When pushing multiple registers, these registers are automatically sorted by name and the lowest-numbered register is stored to the lowest memory address, *i.e.* is stored last.

### Stack

```
POP {Rd}

■ Rd = (*SP) \longrightarrow full stack

■ SP = SP + 4 \longrightarrow Stack shrinks
```

### Pop multiple registers

```
They are equivalent.


POP {r6, r7, r8} → POP {r8, r7, r6} → POP {r7}

POP {r8}
```


- The order in which registers listed in the register list does not matter.
- When popping multiple registers, these registers are automatically sorted by name and the lowest-numbered register is loaded from the lowest memory address, *i.e.* is loaded first.

## Full Descending Stack







#### POP {r3, r1, r7, r2}




## Example: swap R1 & R2




## Example: swap R1 & R2




## Example: swap R1 & R2



#### Example: swap R1 & R2



## Example: swap R1 & R2




#### Preserve Runtime Environment via Stack

Caller	Subroutine/Callee
MOV r4, #100 BL foo ADD r4, r4, #1 ; r4 = 11	foo:  MOV r4, #10 ; foo changes r4   BX LR


#### Preserve Runtime Environment via Stack

Caller	Subroutine/Callee
MOV r4, #100 BL foo ADD r4, r4, #1 ; r4 = 101, not 11	<pre>foo:     PUSH {r4} ; preserve r4      MOV r4, #10 ; foo changes r4      POP {r4} ; Recover r4     BX LR</pre>

#### Stacks and Subroutines



# Subroutine Calling Another Subroutine




**Function MAIN** 


**Function QUAD** 

Function **SQ** 


#### Subroutine Calling Another Subroutine




MOV R0,#2 BL QUAD B ENDL SQ: MUL R0, R0 BX LR PUSH {LR} QUAD: BL SQ BL SQ POP {LR} BX LR ENDL:




MOV R0,#2 BL QUAD B ENDL SQ: MUL R0, R0 BX LR QUAD: PUSH {LR} BL SQ BL SQ POP {LR} BX LR ENDL:









MOV R0,#2 BL QUAD B ENDL SQ: MUL R0, R0 BX LR QUAD: PUSH {LR} BL SQ BL SQ POP {LR} BX LR ENDL:




MOV R0,#2 BL QUAD B ENDL MUL R0,R0 SQ: BX LR QUAD: PUSH {LR} BL SQ BL SQ POP {LR} BX LR ENDL:




MOV R0,#2 BL QUAD B ENDL SQ: MUL R0, R0 BX LR QUAD: PUSH {LR} BL SQ BL SQ POP {LR} BX LR ENDL:




MOV R0,#2 BL QUAD B ENDL SQ: MUL R0, R0 BX LR QUAD: PUSH {LR} BL SQ BL SQ POP {LR} BX LR ENDL:




MOV R0,#2 BL QUAD B ENDL MUL R0,R0 SQ: BX LR QUAD: PUSH {LR} BL SQ BL SQ POP {LR} BX LR ENDL:




MOV R0,#2 BL QUAD B ENDL SQ: MUL R0, R0 BX LR QUAD: PUSH {LR} BL SQ BL SQ POP {LR} BX LR ENDL:




MOV R0,#2 BL QUAD B ENDL SQ: MUL R0, R0 BX LR QUAD: PUSH {LR} BL SQ BL SQ POP {LR} BX LR ENDL:



MOV R0,#2 BL QUAD B ENDL SQ: MUL R0, R0 BX LR PUSH {LR} QUAD: BL SQ BL SQ POP {LR} BX LR ENDL:



MOV R0,#2 BL QUAD B ENDL SQ: MUL R0, R0 BX LR QUAD: PUSH {LR} BL SQ BL SQ POP {LR} BX LR ENDL:



# Initializing the stack pointer (SP)

- Before using the stack, software has to define stack space and initialize the stack pointer (SP).
- Usually, the assembly file startup.s defines stack space and initialize SP.

LDR sp, =\_stack\_top\_

 Cortex-M provides an automatic mechanism that initializes SP to the value at the first four-byte of the vector table. Stack and Recursive Functions

#### Recursive Functions

- A recursive function is one that solves its task by calling itself on smaller pieces of data.
- An effective tactic is to
  - divide a problem into sub-problems of the same type as the original,
  - solve those sub-problems, and
  - combine the results

#### Classic Example: Factorial

Factorial is the classic example:

```
6! = 6 × 5!
6! = 6 × 5 x 4!
...
6! = 6 × 5 × 4 × 3 × 2 × 1
f(n) = n * f(n-1) // recurrent relation
```

 The factorial function can be easily written as a recursive function:

```
int Factorial(int n) {
   if (n == 1)
      return 1; /* base case */
   return (n * Factorial(n - 1));
}
```

- push LR (& working registers) onto stack before nested call
- pop LR (& working registers) off stack after nested return

```
.global _main
           main:
                MOV r0, #0x03
0x08000130
                BL
                     factorial
0x08000134 stop: B
                     stop
           factorial:
                       {r4, lr}
                PUSH
0x08000136
0x08000138
                MOV
                       r4, r0
                CMP
                       r4, #0x01
0x0800013A
0x0800013C
                BNE
                       NZ
                MOVS r0, #0x01
0x0800013E
0x08000140 ret: POP
                       {r4, pc}
0x08000142 NZ:
                SUBS
                       r0, r4, #1
0x08000144
                       factorial
                BL
0x08000148
                MUL
                       r0, r4, r0
0x0800014C
                В
                       ret
```

