

Review: CPU Architecture and Program Execution

Lecture 2


Yeongpil Cho

Hanyang University

Topics

- CPU Architecture Internal
- Program Execution



Structure of Embedded Systems



CPU Architecture Internal

CPU/Processor Architecture


- Control and Timing Section
- Register Section
- ALU (Arithmetic Logic Unit)



Processor Architectures


Von-Neumann

Instructions and data are stored in the same memory.




Harvard

Data and instructions are stored into separate memories.




Processor Architectures

Von-Neumann




Harvard




Instruction Execution Process

- **Instruction Fetch:** Reads next instruction into the instruction register (IR). The program counter register (PC) has the instruction address.
- **Instruction Interpretation:** Decodes the op-code, gets the required operands and routes them to ALU.
- **Sequencing:** Determines the address of next instruction and loads it into the PC.
- **Execution:** Generates control signals of ALU for execution.




System Organization

- Memory-mapped I/O
 - Memory and I/O have the same address space
 - A: Address, D: Data, R/W: Read/Write



System Organization

- Port-mapped I/O
 - Memory and I/O have different address spaces
 - IORQ: Input/Output Request



Processor Operation Modes


- User mode
 - A user program is running.
 - Certain instructions are not allowed.
 - Memory accesses are restricted
- Supervisor mode
 - The operating system is running.
 - All instructions are allowed.
 - Memory accesses are not restricted
- A single PSW (processor status word) bit sets the above two modes:
 - For instance: PSW-bit =1 for Supervisor mode

Interrupts


- A computer program has only two ways to determine the conditions that exist in internal and external circuits.
 - One method uses software instructions that jump to subroutine on some flag status.
 - The second method responds to hardware signals called interrupts that force the program to call interrupt-handling subroutines.
 - Interrupts take processor time only when action is required.
 - Processor can respond to an external event much faster by using interrupts.
- Interrupts are often the only way for successful real-time programming.

Instruction Cycle with Interrupts

- Generally CPU checks for interrupts at the end of each instruction and executes the interrupt handler if required.
- **Interrupt Handler** program identifies the nature/source of an interrupt and performs whatever actions are needed.
 - It takes over the control after the interrupt.
 - Control is transferred back to the interrupted program that will resume execution from the point of interruption.
 - Point of interruption can occur anywhere in a program.
 - State of the program is saved.




Interrupt Processing




Multiple Interrupts (Sequential Order)

- Disable interrupts to complete the interrupting task at hand.
- Additional interrupts remain pending until interrupts are enabled. Then interrupts are considered in order
- After completing the interrupt handler routine, the processor checks for additional interrupts.




Multiple Interrupts (Nested)

- A higher priority interrupt causes lower-priority interrupts to wait.
- A lower-priority interrupt handler is interrupted.
- For example, when input arrives from a communication line, it needs to be absorbed quickly to make room for additional inputs.



Cache Memory


- **Cache:** Expensive but very fast memory directly connected to CPU interacting with slower but much larger main memory.
- Processor first checks if the addresses word is in cache.
- If the word is not found in cache, a block of memory containing the word is moved to the cache.




Effectiveness of Caching

| | |
|-------------------------------------|---|
| execute typical instruction | $1/1,000,000,000 \text{ sec} = 1 \text{ nanosec}$ |
| fetch from L1 cache memory | 0.5 nanosec |
| branch misprediction | 5 nanosec |
| fetch from L2 cache memory | 7 nanosec |
| Mutex lock/unlock | 25 nanosec |
| fetch from main memory | 100 nanosec |
| send 2K bytes over 1Gbps network | 20,000 nanosec |
| read 1MB sequentially from memory | 250,000 nanosec |
| fetch from new disk location (seek) | 8,000,000 nanosec |
| read 1MB sequentially from disk | 20,000,000 nanosec |
| send packet US to Europe and back | 150 milliseconds = 150,000,000 nanosec |

A Unified Instruction and Data Cache




Separate Data and Instruction Caches



CPU Pipelining

- Improve performance by increasing instruction throughput.
- **Pipelining** allows hardware resources to be fully utilized




3-stage Pipelining

CPU Pipelining

- What makes pipelining easy?
 - When all instructions are of the same length.
 - Few instruction formats.
 - etc.
- What makes pipelining hard?
 - Structural Hazards:
 - They arise from resource conflicts when the hardware cannot support all possible combinations of instructions in simultaneous overlapped execution.
 - Data Hazards:
 - They arise when an instruction depends on the result of a previous instruction in a way that is exposed by the overlapping of instructions in the pipeline.
 - Control Hazards:
 - They arise from the pipelining of branches and other instructions that change the PC

Program Execution


Levels of Program Code



- High-level language
 - Level of abstraction closer to problem domain
 - Provides for productivity and portability
- Assembly language
 - Textual representation of instructions
- Hardware representation
 - Binary digits (bits)
 - Encoded instructions and data


Processor Registers

- Fastest way to read and write
- Registers are within the processor chip
- A register stores 32-bit value
- STM32L has
 - **R0-R12**: 13 general-purpose registers
 - **R13**: Stack pointer (Shadow of MSP or PSP)
 - **R14**: Link register (LR)
 - **R15**: Program counter (PC)
 - Special registers (xPSR, BASEPRI, PRIMASK, etc)



Program Execution


- Program Counter (PC) is a register that holds the memory address of the next instruction to be fetched from the memory.



| Memory Address | |
|----------------|------------|
| 4770 | 0x080001B4 |
| 2000 | 0x080001B2 |
| 188B | 0x080001B0 |
| 2201 | 0x080001AE |
| 2100 | 0x080001AC |

PC = 188B
Instruction = 0x080001B0

Machine codes are stored in memory




| Data | Address |
|------|------------|
| | 0xFFFFFFFF |
| 4770 | 0x080001B4 |
| 2000 | 0x080001B2 |
| 188B | 0x080001B0 |
| 2201 | 0x080001AE |
| 2100 | 0x080001AC |
| | 0x00000000 |


Memory

Fetch Instruction: pc = 0x08001AC

Decode Instruction: 2100 = MOVS r1, #0x00




Execute Instruction: MOVS r1, #0x00




Fetch Next Instruction: $pc = pc + 2$

Decode & Execute: $2201 = \text{MOVS } r2, \#0x01$




Fetch Next Instruction: $pc = pc + 2$

Decode & Execute: $188B = \text{ADDS } r3, r1, r2$



Fetch Next Instruction: $pc = pc + 2$


Decode & Execute: 2000 = MOVs r0, #0x00




Fetch Next Instruction: $pc = pc + 2$

Decode & Decode: 4770 = BX lr


(BX: branch and exchange)




Loading Code and Data into Memory




Loading Code and Data into Memory




Loading Code and Data into Memory




Loading Code and Data into Memory



Loading Code and Data into Memory




Loading Code and Data into Memory



Loading Code and Data into Memory

To improve performance, some variables are not stored in memory. Variable *i* will be stored in a register.



View of a Binary Program

