




# Phase generator

- Signal  $\text{Clk}_p$  and  $\text{Clk}_n$  need to have twice the desired frequency ( $F_{\text{clk}}$ ) to obtain four phases with period  $1/F_{\text{clk}}$






**Inverter schematic and design**



**NAND schematic and design**



**AND schematic with delayed input A and its design**

