

Список команд

Mnemonics	Operands	Description	Operation	Flags	Clocks
-----------	----------	-------------	-----------	-------	--------

ARITHMETIC AND LOGIC INSTRUCTIONS

ADD	Rd, Rr	Add two Registers (all registers)	$Rd \leftarrow Rd + Rr$	Z,C,N,V,H,S	1
ADC	Rd, Rr	Add with Carry two Registers (all registers)	$Rd \leftarrow Rd + Rr + C$	Z,C,N,V,H,S	1
ADIW	Rdl, K	Add Immediate to Word (dl = 24, 26, 28, 30)	$Rdh:Rdl \leftarrow Rdh:Rdl + K (K \leq 63)$	Z,C,N,V,S	2
SUB	Rd, Rr	Subtract two Registers (all registers)	$Rd \leftarrow Rd - Rr$	Z,C,N,V,H,S	1
SUBI	Rd, K	Subtract Constant from Register ($d \geq 16$)	$Rd \leftarrow Rd - K (K \leq 255)$	Z,C,N,V,H,S	1
SBC	Rd, Rr	Subtract with Carry two Registers (all registers)	$Rd \leftarrow Rd - Rr - C$	Z,C,N,V,H,S	1
SBCI	Rd, K	Subtract with Carry Constant from Reg. ($d \geq 16$)	$Rd \leftarrow Rd - K - C (K \leq 255)$	Z,C,N,V,H,S	1
SBIW	Rdl, K	Subtract Immediate from Word (dl = 24, 26, 28, 30)	$Rdh:Rdl \leftarrow Rdh:Rdl - K (K \leq 63)$	Z,C,N,V,S	2
AND	Rd, Rr	Logical AND Registers (all registers)	$Rd \leftarrow Rd \bullet Rr$	Z,N,V,S	1
ANDI	Rd, K	Logical AND Register and Constant ($d \geq 16$)	$Rd \leftarrow Rd \bullet K (K \leq 255)$	Z,N,V,S	1
OR	Rd, Rr	Logical OR Registers (all registers)	$Rd \leftarrow Rd \vee Rr$	Z,N,V,S	1
ORI	Rd, K	Logical OR Register and Constant ($d \geq 16$)	$Rd \leftarrow Rd \vee K (K \leq 255)$	Z,N,V,S	1
EOR	Rd, Rr	Exclusive OR Registers (all registers)	$Rd \leftarrow Rd \oplus Rr$	Z,N,V,S	1
COM	Rd	One's Complement (all registers)	$Rd \leftarrow \$FF - Rd$	Z,C,N,V,S	1
NEG	Rd	Two's Complement (all registers)	$Rd \leftarrow \$00 - Rd$	Z,C,N,V,H,S	1
SBR	Rd, K	Set Bit(s) in Register ($d \geq 16$)	$Rd \leftarrow Rd \vee K (K \leq 255)$	Z,N,V,S	1
CBR	Rd, K	Clear Bit(s) in Register ($d \geq 16$)	$Rd \leftarrow Rd \bullet (\$FF - K) (K \leq 255)$	Z,N,V,S	1
INC	Rd	Increment (all registers)	$Rd \leftarrow Rd + 1$	Z,N,V,S	1
DEC	Rd	Decrement (all registers)	$Rd \leftarrow Rd - 1$	Z,N,V,S	1
TST	Rd	Test for Zero or Minus (all registers)	$Rd \leftarrow Rd \bullet Rd$	Z,N,V,S	1
CLR	Rd	Clear Register (all registers)	$Rd \leftarrow Rd \oplus Rd$	Z,N,V,S	1
SER	Rd	Set Register ($d \geq 16$)	$Rd \leftarrow \$FF$	None	1
MUL	Rd, Rr	Multiply Unsigned	$R1 : R0 \leftarrow Rd \times Rr$	Z,C	2
MULS	Rd, Rr	Multiply Signed	$R1 : R0 \leftarrow Rd \times Rr$	Z,C	2
MULSU	Rd, Rr	Multiply Signed with Unsigned	$R1 : R0 \leftarrow Rd \times Rr$	Z,C	2
FMUL	Rd, Rr	Fractional Multiply Unsigned	$R1 : R0 \leftarrow (Rd \times Rr) \ll 1$	Z,C	2
FMULS	Rd, Rr	Fractional Multiply Signed	$R1 : R0 \leftarrow (Rd \times Rr) \ll 1$	Z,C	2
FMULSU	Rd, Rr	Fractional Multiply Signed with Unsigned	$R1 : R0 \leftarrow (Rd \times Rr) \ll 1$	Z,C	2

BRANCH INSTRUCTIONS

Mnemonics	Operands	Description	Operation	Flags	Clocks
RJMP	k	Relative Jump ($-2K \leq k \leq 2K$)	$PC \leftarrow PC + k + 1$	None	2
IJMP		Indirect Jump to (Z)	$PC \leftarrow Z$	None	2
RCALL	k	Relative Subroutine Call ($-2K \leq k \leq 2K$)	$STACK \leftarrow PC + 1, PC \leftarrow PC + k + 1$	None	3
ICALL		Indirect Call to (Z)	$STACK \leftarrow PC + 1, PC \leftarrow Z$	None	3
RET		Subroutine Return	$PC \leftarrow STACK$	None	4
RETI		Interrupt Return	$PC \leftarrow STACK, I = 1$	I	4
CPSE	Rd, Rr	Compare, Skip if Equal (all registers)	if ($Rd = Rr$) $PC \leftarrow PC + 2$ or 3	None	1 or 2 or 3
CP	Rd, Rr	Compare (all registers)	$Rd - Rr$	Z,N,V,C,H,S	1
CPC	Rd, Rr	Compare with Carry (all registers)	$Rd - Rr - C$	Z,N,V,C,H,S	1
CPI	Rd, K	Compare Register with Immediate ($d \geq 16$)	$Rd - K (K \leq 255)$	Z,N,V,C,H,S	1
SBRC	Rr, b	Skip if Bit in Register Cleared ($r \leq 31, b \leq 7$)	if ($Rr(b) = 0$) $PC \leftarrow PC + 2$ or 3	None	1 or 2 or 3
SBRS	Rr, b	Skip if Bit in Register Set ($r \leq 31, b \leq 7$)	if ($Rr(b) = 1$) $PC \leftarrow PC + 2$ or 3	None	1 or 2 or 3
SBIC	P, b	Skip if Bit in I/O Register Clear ($P \leq \$1F, b \leq 7$)	if ($P(b) = 0$) $PC \leftarrow PC + 2$ or 3	None	1 or 2 or 3
SBIS	P, b	Skip if Bit in I/O Register Set ($P \leq \$1F, b \leq 7$)	if ($P(b) = 1$) $PC \leftarrow PC + 2$ or 3	None	1 or 2 or 3
BRBS	b, k	Branch if Status Flag Set ($-64 \leq k \leq 63, b \leq 7$)	if ($SREG(b) = 1$) then $PC \leftarrow PC + k + 1$	None	1 or 2
BRBC	b, k	Branch if Status Flag Cleared ($-64 \leq k \leq 63, b \leq 7$)	if ($SREG(b) = 0$) then $PC \leftarrow PC + k + 1$	None	1 or 2
BREQ	k	Branch if Equal ($-64 \leq k \leq 63$)	if ($Z = 1$) then $PC \leftarrow PC + k + 1$	None	1 or 2
BRNE	k	Branch if Not Equal ($-64 \leq k \leq 63$)	if ($Z = 0$) then $PC \leftarrow PC + k + 1$	None	1 or 2
BRCS	k	Branch if Carry Set ($-64 \leq k \leq 63$)	if ($C = 1$) then $PC \leftarrow PC + k + 1$	None	1 or 2
BRCC	k	Branch if Carry Cleared ($-64 \leq k \leq 63$)	if ($C = 0$) then $PC \leftarrow PC + k + 1$	None	1 or 2
BRSH	k	Branch if Same or Higher ($-64 \leq k \leq 63$)	if ($C = 0$) then $PC \leftarrow PC + k + 1$	None	1 or 2
BRLO	k	Branch if Lower ($-64 \leq k \leq 63$)	if ($C = 1$) then $PC \leftarrow PC + k + 1$	None	1 or 2
BRMI	k	Branch if Minus ($-64 \leq k \leq 63$)	if ($N = 1$) then $PC \leftarrow PC + k + 1$	None	1 or 2
BRPL	k	Branch if Plus ($-64 \leq k \leq 63$)	if ($N = 0$) then $PC \leftarrow PC + k + 1$	None	1 or 2
BRGE	k	Branch if Greater or Equal, Signed ($-64 \leq k \leq 63$)	if ($S = 1$) then $PC \leftarrow PC + k + 1$	None	1 or 2
BRLT	k	Branch if Less Than Zero, Signed ($-64 \leq k \leq 63$)	if ($S = 0$) then $PC \leftarrow PC + k + 1$	None	1 or 2
BRHS	k	Branch if Half Carry Flag Set ($-64 \leq k \leq 63$)	if ($H = 1$) then $PC \leftarrow PC + k + 1$	None	1 or 2
BRHC	k	Branch if Half Carry Flag Cleared ($-64 \leq k \leq 63$)	if ($H = 0$) then $PC \leftarrow PC + k + 1$	None	1 or 2
BRTS	k	Branch if T Flag Set ($-64 \leq k \leq 63$)	if ($T = 1$) then $PC \leftarrow PC + k + 1$	None	1 or 2
BRTC	k	Branch if T Flag Cleared ($-64 \leq k \leq 63$)	if ($T = 0$) then $PC \leftarrow PC + k + 1$	None	1 or 2
BRVS	k	Branch if Overflow Flag Set ($-64 \leq k \leq 63$)	if ($V = 1$) then $PC \leftarrow PC + k + 1$	None	1 or 2
BRVC	k	Branch if Overflow Flag Cleared ($-64 \leq k \leq 63$)	if ($V = 0$) then $PC \leftarrow PC + k + 1$	None	1 or 2
BRIE	k	Branch if Interrupt Enable ($-64 \leq k \leq 63$)	if ($I = 1$) then $PC \leftarrow PC + k + 1$	None	1 or 2
BRID	k	Branch if Interrupt Disabled ($-64 \leq k \leq 63$)	if ($I = 0$) then $PC \leftarrow PC + k + 1$	None	1 or 2

DATA TRANSFER INSTRUCTIONS

MOV	Rd, Rr	Move Between Registers (all registers)	$Rd \leftarrow Rr$	None	1
MOVW	Rd, Rr	Copy Register Word	$Rd + 1 : Rd \leftarrow Rr + 1 : Rr$	None	1
LDI	Rd, K	Load Immediate ($d \geq 16$)	$Rd \leftarrow K$ ($K \leq 255$)	None	1
LD	Rd, X	Load Indirect (all registers)	$Rd \leftarrow (X)$	None	2
LD	Rd, X+	Load Indirect and Post-Inc. (all registers)	$Rd \leftarrow (X), X \leftarrow X + 1$	None	2
LD	Rd, -X	Load Indirect and Pre-Dec. (all registers)	$X \leftarrow X - 1, Rd \leftarrow (X)$	None	2
LD	Rd, Y	Load Indirect (all registers)	$Rd \leftarrow (Y)$	None	2
LD	Rd, Y+	Load Indirect and Post-Inc. (all registers)	$Rd \leftarrow (Y), Y \leftarrow Y + 1$	None	2
LD	Rd, -Y	Load Indirect and Pre-Dec. (all registers)	$Y \leftarrow Y - 1, Rd \leftarrow (Y)$	None	2
LDD	Rd, Y+q	Load Indirect with Displacement (all regs)	$Rd \leftarrow (Y + q)$ ($q \leq 63$)	None	2
LD	Rd, Z	Load Indirect (all registers)	$Rd \leftarrow (Z)$	None	2
LD	Rd, Z+	Load Indirect and Post-Inc. (all registers)	$Rd \leftarrow (Z), Z \leftarrow Z + 1$	None	2
LD	Rd, -Z	Load Indirect and Pre-Dec. (all registers)	$Z \leftarrow Z - 1, Rd \leftarrow (Z)$	None	2
LDD	Rd, Z+q	Load Indirect with Displacement (all regs)	$Rd \leftarrow (Z + q)$ ($q \leq 63$)	None	2
LDS	Rd, k	Load Direct from SRAM (all registers)	$Rd \leftarrow (k)$ ($k \leq 65535$)	None	3
ST	X, Rr	Store Indirect (all registers)	$(X) \leftarrow Rr$	None	2
ST	X+, Rr	Store Indirect and Post-Inc. (all registers)	$(X) \leftarrow Rr, X \leftarrow X + 1$	None	2
ST	X-, Rr	Store Indirect and Pre-Dec. (all registers)	$X \leftarrow X - 1, (X) \leftarrow Rr$	None	2
ST	Y, Rr	Store Indirect (all registers)	$(Y) \leftarrow Rr$	None	2
ST	Y+, Rr	Store Indirect and Post-Inc. (all registers)	$(Y) \leftarrow Rr, Y \leftarrow Y + 1$	None	2
ST	Y-, Rr	Store Indirect and Pre-Dec. (all registers)	$Y \leftarrow Y - 1, (Y) \leftarrow Rr$	None	2
STD	Y+q, Rr	Store Indirect with Displacement (all regs)	$(Y + q) \leftarrow Rr$ ($q \leq 63$)	None	2
ST	Z, Rr	Store Indirect (all registers)	$(Z) \leftarrow Rr$	None	2
ST	Z+, Rr	Store Indirect and Post-Inc. (all registers)	$(Z) \leftarrow Rr, Z \leftarrow Z + 1$	None	2
ST	Z-, Rr	Store Indirect and Pre-Dec. (all registers)	$Z \leftarrow Z - 1, (Z) \leftarrow Rr$	None	2
STD	Z+q, Rr	Store Indirect with Displacement (all regs)	$(Y + q) \leftarrow Rr$ ($q \leq 63$)	None	2
STS	k, Rr	Store Direct to SRAM (all registers)	$(k) \leftarrow Rr$ ($k \leq 65535$)	None	2
LPM		Load Program Memory	$R0 \leftarrow (Z)$	None	3
LPM	Rd, Z	Load Program Memory	$Rd \leftarrow (Z)$		
LPM	Rd, Z+	Load Program Memory and Post-Inc	$Rd \leftarrow (Z), Z \leftarrow Z + 1$		
SPM		Store Program Memory	$(Z) \leftarrow R1 : R0$		
IN	Rd, P	In Port (all registers and all I/O registers)	$Rd \leftarrow P$	None	1
OUT	P, Rr	Out Port (all registers and all I/O registers)	$P \leftarrow Rr$	None	1
PUSH	Rr	Push Register on (all registers)	$STACK \leftarrow Rr$	None	2
POP	Rd	Pop Register from Stack (all registers)	$Rd \leftarrow STACK$	None	2

BIT AND BIT-TEST INSTRUCTIONS

SBI	P, b	Set Bit in I/O Register ($P \leq \$1F$)	$I/O(P, b) \leftarrow 1$ ($b \leq 7$)	None	2
CBI	P, b	Clear Bit in I/O Register ($P \leq \$1F$)	$I/O(P, b) \leftarrow 0$ ($b \leq 7$)	None	2
LSL	Rd	Logical Shift Left (all registers)	$Rd(n + 1) \leftarrow Rd(n), Rd(0) \leftarrow 0$ ($n = 0..6$)	Z, C, N, V, H	1
LSR	Rd	Logical Shift Right (all registers)	$Rd(n) \leftarrow Rd(n + 1), Rd(7) \leftarrow 0$ ($n = 0..6$)	Z, C, N, V, H	1
ROL	Rd	Rotate Left Through Carry (all registers)	$Rd(0) \leftarrow C, Rd(n + 1) \leftarrow Rd(n), C \leftarrow Rd(7)$ ($n = 0..6$)	Z, C, N, V	1
ROR	Rd	Rotate Right Through Carry (all registers)	$Rd(7) \leftarrow C, Rd(n) \leftarrow Rd(n + 1), C \leftarrow Rd(0)$ ($n = 0..6$)	Z, C, N, V	1
ASR	Rd	Arithmetic Shift Right (all registers)	$Rd(n) \leftarrow Rd(n + 1)$ ($n = 0..6$)	Z, C, N, V	1
SWAP	Rd	Swap Nibbles (all registers)	$Rd(3..0) \leftarrow Rd(7..4), Rd(7..4) \leftarrow Rd(3..0)$	None	1
BSET	s	Flag Set	$SREG(s) \leftarrow 1$ ($s \leq 7$)	SREG(s)	1
BCLR	s	Flag Clear	$SREG(s) \leftarrow 0$ ($s \leq 7$)	SREG(s)	1
BST	Rr, b	Bit Store from Register to T (all registers)	$T \leftarrow Rr(b)$ ($b \leq 7$)	T	1
BLD	Rd, b	Bit Load from T to Register (all registers)	$Rd(b) \leftarrow T$ ($b \leq 7$)	None	1
SEC		Set Carry	$C \leftarrow 1$	C	1
CLC		Clear Carry	$C \leftarrow 0$	C	1
SEN		Set Negative Flag	$N \leftarrow 1$	N	1
CLN		Clear Negative Flag	$N \leftarrow 0$	N	1
SEZ		Set Zero Flag	$Z \leftarrow 1$	Z	1
CLZ		Clear Zero Flag	$Z \leftarrow 0$	Z	1
SEI		Global Interrupt Enable	$I \leftarrow 1$	I	1
CLI		Global Interrupt Disable	$I \leftarrow 0$	I	1
SES		Set Signed Test Flag	$S \leftarrow 1$	S	1
CLS		Clear Signed Test Flag	$S \leftarrow 0$	S	1
SEV		Set Twos Complement Overflow	$V \leftarrow 1$	V	1
CLV		Clear Twos Complement Overflow	$V \leftarrow 0$	V	1
SET		Set T in SREG	$T \leftarrow 1$	T	1
CLT		Clear T in SREG	$T \leftarrow 0$	T	1
SEN		Set Half Carry Flag in SREG	$H \leftarrow 1$	H	1
CLH		Clear Half Carry Flag in SREG	$H \leftarrow 0$	H	1

MCU CONTROL INSTRUCTIONS

NOP		No Operation		None	1
SLEEP		Sleep	(see specific description for Sleep function)	None	3
WDR		Watchdog timer Reset	(see specific description for WDR/timer)	None	1
BREAK		Break	For On-chip Debug Only	None	N/A