Список команд

Mnemonics	Operands	Description	Operation	Flags	Clocks
ARITHME	TIC AND L	OGIC INSTRUCTIONS	•		<u> </u>
ADD	Rd, Rr	Add two Registers (all registers)	$Rd \leftarrow Rd + Rr$	Z,C,N,V,H,S	1
ADC	Rd, Rr	Add with Carry two Registers (all registers)	$Rd \leftarrow Rd + Rr + C$	Z,C,N,V,H,S	1
ADIW	Rdl, K	Add Immediate to Word (dl = 24, 26, 28, 30)	$Rdh:Rdl \leftarrow Rdh:Rdl + K (K \le 63)$	Z,C,N,V,S	2
SUB	Rd, Rr	Subtract two Registers (all registers)	$Rd \leftarrow Rd - Rr$	Z,C,N,V,H,S	1
SUBI	Rd, K	Subtract Constant from Register (d ≥16)	$Rd \leftarrow Rd - K (K \le 255)$	Z,C,N,V,H,S	1
SBC	Rd, Rr	Subtract with Carry two Registers (all registers)	$Rd \leftarrow Rd - Rr - C$	Z,C,N,V,H,S	1
SBCI	Rd, K	Subtract with Carry Constant from Reg. (d≥16)	$Rd \leftarrow Rd - K - C (K \le 255)$	Z,C,N,V,H,S	1
SBIW	Rdl, K	Subtract Immediate from Word (dl = 24, 26, 28, 30)	$Rdh:Rdl \leftarrow Rdh:Rdl - K (K \le 63)$	Z,C,N,V,S	2
AND	Rd, Rr	Logical AND Registers (all registers)	Rd ← Rd • Rr	Z,N,V,S	1
ANDI	Rd, K	Logical AND Register and Constant (d ≥16)	$Rd \leftarrow Rd \bullet K (K \le 255)$	Z,N,V,S	1
OR	Rd, Rr	Logical OR Registers (all registers)	$Rd \leftarrow Rd \vee Rr$	Z,N,V,S	1
ORI	Rd, K	Logical OR Register and Constant (d ≥16)	$Rd \leftarrow Rd \lor K (K \le 255)$	Z,N,V,S	1
EOR	Rd, Rr	Exclusive OR Registers (all registers)	$Rd \leftarrow Rd \oplus Rr$	Z,N,V,S	1
COM	Rd	One's Complement (all registers)	$Rd \leftarrow \$FF - Rd$	Z,C,N,V,S	1
NEG	Rd	Two's Complement (all registers)	$Rd \leftarrow \$00 - Rd$	Z,C,N,V,H,S	1
SBR	Rd, K	Set Bit(s) in Register (d ≥16)	$Rd \leftarrow Rd \lor K \ (K \le 255)$	Z,N,V,S	1
CBR	Rd, K	Clear Bit(s) in Register ($d \ge 16$)	$Rd \leftarrow Rd \bullet (\$FF - K) (K \le 255)$	Z,N,V,S	1
INC	Rd	Increment (all registers)	$Rd \leftarrow Rd + 1$	Z,N,V,S	1
DEC	Rd	Decrement (all registers)	$Rd \leftarrow Rd - 1$	Z,N,V,S	1
TST	Rd	Test for Zero or Minus (all registers)	$Rd \leftarrow Rd \bullet Rd$	Z,N,V,S	1
CLR	Rd	Clear Register (all registers)	$Rd \leftarrow Rd \oplus Rd$	Z,N,V,S	1
SER	Rd	Set Register (d≥16)	$Rd \leftarrow \$FF$	None	1
MUL	Rd, Rr	Multiply Unsigned	$R1 : R0 \leftarrow Rd \times Rr$	Z,C	2
MULS	Rd, Rr	Multiply Signed	$R1: R0 \leftarrow Rd \times Rr$ $R1: R0 \leftarrow Rd \times Rr$	Z,C	2
MULSU	Rd, Rr	Multiply Signed with Unsigned	$R1: R0 \leftarrow Rd \times Rr$ $R1: R0 \leftarrow Rd \times Rr$	Z,C	2
FMUL	Rd, Rr	Fractional Multiply Unsigned	$R1: R0 \leftarrow Rd \times RI$ $R1: R0 \leftarrow (Rd \times Rr) << 1$	Z,C	2
FMULS	Rd, Rr	Fractional Multiply Unsigned Fractional Multiply Signed	$R1: R0 \leftarrow (Rd \times Rf) << 1$ $R1: R0 \leftarrow (Rd \times Rr) << 1$	Z,C	2
FMULSU	Rd, Rr	Fractional Multiply Signed with Unsigned	$R1: R0 \leftarrow (Rd \times Rr) << 1$ $R1: R0 \leftarrow (Rd \times Rr) << 1$	Z,C	2
		1,00	$R1 \cdot R0 \leftarrow (R0 \times R1) \ll 1$	2,0	2
Mnemonics Mnemonics	INSTRUCT	Description	Operation	Elege	Cloaks
RJMP	Operands k	Relative Jump ($-2K \le k \le 2K$)	$\begin{array}{c} \text{Operation} \\ \text{PC} \leftarrow \text{PC} + \text{k} + 1 \end{array}$	Flags None	Clocks 2
IJMP	K	Indirect Jump to (Z)	$PC \leftarrow Z$	None	2
RCALL	k	Relative Subroutine Call $(-2K \le k \le 2K)$	$FC \leftarrow Z$ $STACK \leftarrow PC + 1, PC \leftarrow PC + k + 1$	None	3
ICALL	K	Indirect Call to (Z)		None	3
RET		Subroutine Return	$STACK \leftarrow PC + 1, PC \leftarrow Z$ $PC \leftarrow STACK$	None	4
RETI		Interrupt Return	$PC \leftarrow STACK$ $PC \leftarrow STACK, I = 1$	I	4
CPSE	Rd, Rr	Compare, Skip if Equal (all registers)	if $(Rd = Rr) PC \leftarrow PC + 2 \text{ or } 3$	None	1 or 2 or 3
CPSE	Rd, Rr	Compare (all registers)	Rd − Rr	Z,N,V,C,H,S	1 01 2 01 3
CPC	Rd, Rr	Compare with Carry (all registers)	Rd – Rr – C	Z,N,V,C,H,S	1
CPI	Rd, Ki	Compare Register with Immediate ($d \ge 16$)	$Rd - K (K \le 255)$	Z,N,V,C,H,S	1
SBRC	Ru, K	Skip if Bit in Register Cleared ($r \le 31$, $b \le 7$)	if $(Rr(b) = 0) PC \leftarrow PC + 2 \text{ or } 3$	None	1 or 2 or 3
SBRS	Rr, b	Skip if Bit in Register Set ($r \le 31$, $b \le 7$)	if $(Rr(b) = 0)$ PC \leftarrow PC + 2 or 3	None	1 or 2 or 3
SBIC	P, b	Skip if Bit in I/O Register Clear ($P \le \$1F, b \le 7$)	if $(P(b) = 0) PC \leftarrow PC + 2 \text{ or } 3$	None	1 or 2 or 3
SBIS	P, b	Skip if Bit in I/O Register Set $(P \le \$1F, b \le 7)$ Skip if Bit in I/O Register Set $(P \le \$1F, b \le 7)$	if $(P(b) = 0) PC \leftarrow PC + 2 \text{ or } 3$ if $(P(b) = 1) PC \leftarrow PC + 2 \text{ or } 3$	None	1 or 2 or 3
BRBS	b, k	Branch if Status Flag Set $(-64 \le k \le 63, b \le 7)$	if $(SREG(b) = 1)$ then $PC \leftarrow PC + k + 1$	None	1 or 2
BRBC	b, k	Branch if Status Flag Set $(-04 \le k \le 03, 0 \le 7)$ Branch if Status Flag Cleared $(-64 \le k \le 63, b \le 7)$	if $(SREG(b) = 1)$ then $PC \leftarrow PC + k + 1$ if $(SREG(b) = 0)$ then $PC \leftarrow PC + k + 1$	None	1 or 2
BREQ	k	Branch if Equal ($-64 \le k \le 63$, $0 \le 7$)	if $(Z = 1)$ then $PC \leftarrow PC + k + 1$	None	1 or 2
BRNE	k	Branch if Equal $(-64 \le k \le 63)$ Branch if Not Equal $(-64 \le k \le 63)$	if $(Z = 1)$ then $PC \leftarrow PC + k + 1$ if $(Z = 0)$ then $PC \leftarrow PC + k + 1$	None	1 or 2
BRCS	k	Branch if Not Equal $(-64 \le k \le 63)$ Branch if Carry Set $(-64 \le k \le 63)$	if $(C = 1)$ then $PC \leftarrow PC + k + 1$		
BRCC	k	Branch if Carry Cleared $(-64 \le k \le 63)$ Branch if Carry Cleared $(-64 \le k \le 63)$		None None	1 or 2
	k		if $(C = 0)$ then $PC \leftarrow PC + k + 1$		1 or 2
BRSH		Branch if Same or Higher $(-64 \le k \le 63)$	if $(C = 0)$ then $PC \leftarrow PC + k + 1$	None	1 or 2
BRLO	k	Branch if Lower $(-64 \le k \le 63)$	if $(C = 1)$ then $PC \leftarrow PC + k + 1$ if $(N = 1)$ then $PC \leftarrow PC + k + 1$	None	1 or 2
BRMI	k	Branch if Minus $(-64 \le k \le 63)$	if $(N = 1)$ then $PC \leftarrow PC + k + 1$	None	1 or 2
BRPL	k	Branch if Plus $(-64 \le k \le 63)$	if $(N = 0)$ then $PC \leftarrow PC + k + 1$	None	1 or 2
BRGE	k	Branch if Greater or Equal, Signed $(-64 \le k \le 63)$	if $(S = 1)$ then $PC \leftarrow PC + k + 1$	None	1 or 2

if (S = 0) then $PC \leftarrow PC + k + 1$

if (H = 1) then $PC \leftarrow PC + k + 1$

if (H = 0) then $PC \leftarrow PC + k + 1$

if (T = 1) then $PC \leftarrow PC + k + 1$

if (T = 0) then $PC \leftarrow PC + k + 1$

if (V = 1) then $PC \leftarrow PC + k + 1$

if (V = 0) then $PC \leftarrow PC + k + 1$

if (I = 1) then $PC \leftarrow PC + k + 1$

if (I = 0) then $PC \leftarrow PC + k + 1$

None

None

None

None

None

None

None

None

None

1 or 2

Branch if Less Than Zero, Signed $(-64 \le k \le 63)$

Branch if Half Carry Flag Cleared ($-64 \le k \le 63$)

Branch if Half Carry Flag Set $(-64 \le k \le 63)$

Branch if T Flag Set $(-64 \le k \le 63)$

Branch if T Flag Cleared $(-64 \le k \le 63)$

Branch if Overflow Flag Set $(-64 \le k \le 63)$

Branch if Interrupt Enable $(-64 \le k \le 63)$

Branch if Interrupt Disabled ($-64 \le k \le 63$)

Branch if Overflow Flag Cleared $(-64 \le k \le 63)$

BRLT

BRHS

BRHC

BRTS

BRTC

BRVS

BRVC

BRIE

BRID

k

k

k

k

k

k

k

k

DATA TRANSFER INSTRUCTIONS

MOV	Rd, Rr	Move Between Registers (all registers)	Rd ← Rr	None	1
MOVW	Rd, Rr	Copy Register Word	$Rd + 1 : Rd \leftarrow Rr + 1 : Rr$	None	1
LDI	Rd, K	Load Immediate (d ≥16)	$Rd \leftarrow K (K \le 255)$	None	1
LD	Rd, X	Load Indirect (all registers)	$Rd \leftarrow (X)$	None	2
LD	Rd, X+	Load Indirect and Post-Inc. (all registers)	$Rd \leftarrow (X), X \leftarrow X + 1$	None	2
LD	Rd, –X	Load Indirect and Pre-Dec. (all registers)	$X \leftarrow X - 1, Rd \leftarrow (X)$	None	2
LD	Rd, Y	Load Indirect (all registers)	$Rd \leftarrow (Y)$	None	2
LD	Rd, Y+	Load Indirect and Post-Inc. (all registers)	$Rd \leftarrow (Y), Y \leftarrow Y + 1$	None	2
LD	Rd, -Y	Load Indirect and Pre-Dec. (all registers)	$Y \leftarrow Y - 1, Rd \leftarrow (Y)$	None	2
LDD	Rd, Y+q	Load Indirect with Displacement (all regs)	$Rd \leftarrow (Y + q) (q \le 63)$	None	2
LD	Rd, Z	Load Indirect (all registers)	$Rd \leftarrow (Z)$	None	2
LD	Rd, Z+	Load Indirect and Post-Inc. (all registers)	$Rd \leftarrow (Z), Z \leftarrow Z + 1$	None	2
LD	Rd, –Z	Load Indirect and Pre-Dec. (all registers)	$Z \leftarrow Z - 1$, $Rd \leftarrow (Z)$	None	2
LDD	Rd, Z+q	Load Indirect with Displacement (all regs)	$Rd \leftarrow (Z+q) (q \le 63)$	None	2
LDS	Rd, k	Load Direct from SRAM (all registers)	$Rd \leftarrow (k) \ (k \le 65535)$	None	3
ST	X, Rr	Store Indirect (all registers)	$(X) \leftarrow Rr$	None	2
ST	X+, Rr	Store Indirect and Post-Inc. (all registers)	$(X) \leftarrow Rr, X \leftarrow X + 1$	None	2
ST	X-, Rr	Store Indirect and Pre-Dec. (all registers)	$X \leftarrow X - 1, (X) \leftarrow Rr$	None	2
ST	Y, Rr	Store Indirect (all registers)	(Y) ← Rr	None	2
ST	Y+, Rr	Store Indirect and Post-Inc. (all registers)	$(Y) \leftarrow Rr, Y \leftarrow Y + 1$	None	2
ST	Y-, Rr	Store Indirect and Pre-Dec. (all registers)	$Y \leftarrow Y - 1$, $(Y) \leftarrow Rr$	None	2
STD	Y+q, Rr	Store Indirect with Displacement (all regs)	$(Y + q) \leftarrow Rr (q \le 63)$	None	2
ST	Z, Rr	Store Indirect (all registers)	$(Z) \leftarrow Rr$	None	2
ST	Z+, Rr	Store Indirect and Post-Inc. (all registers)	$(Z) \leftarrow Rr, Z \leftarrow Z+1$	None	2
ST	Z-, Rr	Store Indirect and Pre-Dec. (all registers)	$Z \leftarrow Z - 1$, $(Z) \leftarrow Rr$	None	2
STD	Z+q, Rr	Store Indirect with Displacement (all regs)	$(Y+q) \leftarrow Rr (q \le 63)$	None	2
STS	k, Rr	Store Direct to SRAM (all registers)	$(k) \leftarrow Rr, (k \le 65535)$	None	2
LPM		Load Program Memory	$R0 \leftarrow (Z)$	None	3
LPM	Rd, Z	Load Program Memory	$Rd \leftarrow (Z)$		
LPM	Rd, Z+	Load Program Memory and Post-Inc	$Rd \leftarrow (Z), Z \leftarrow Z + 1$		
SPM		Store Program Memory	$(Z) \leftarrow R1 : R0$		
IN	Rd, P	In Port (all registers and all I/O registers)	$Rd \leftarrow P$	None	1
OUT	P, Rr	Out Port (all registers and all I/O registers)	P ← Rr	None	1
PUSH	Rr	Push Register on (all registers)	STACK ← Rr	None	2
POP	Rd	Pop Register from Stack (all registers)	$Rd \leftarrow STACK$	None	2

BIT AND BIT-TEST INSTRUCTIONS

SBI	P, b	Set Bit in I/O Register ($P \le \$1F$)	$I/O(P,b) \leftarrow 1 \ (b \le 7)$	None	2
CBI	P, b	Clear Bit in I/O Register (P ≤ \$1F)	$I/O(P,b) \leftarrow 0 \ (b \le 7)$	None	2
LSL	Rd	Logical Shift Left (all registers)	$Rd(n+1) \leftarrow Rd(n), Rd(0) \leftarrow 0 \ (n=06)$	Z,C,N,V,H	1
LSR	Rd	Logical Shift Right (all registers)	$Rd(n) \leftarrow Rd(n+1), Rd(7) \leftarrow 0 (n = 06)$	Z,C,N,V,H	1
ROL	Rd	Rotate Left Through Carry (all registers)	$Rd(0) \leftarrow C, Rd(n+1) \leftarrow Rd(n), C \leftarrow Rd(7) (n = 06)$	Z,C,N,V	1
ROR	Rd	Rotate Right Through Carry (all registers)	$Rd(7) \leftarrow C, Rd(n) \leftarrow Rd(n+1), C \leftarrow Rd(0) (n = 06)$	Z,C,N,V	1
ASR	Rd	Arithmetic Shift Right (all registers)	$Rd(n) \leftarrow Rd(n+1) \ (n=06)$	Z,C,N,V	1
SWAP	Rd	Swap Nibbles (all registers)	$Rd(30) \leftarrow Rd(74), Rd(74) \leftarrow Rd(30)$	None	1
BSET	S	Flag Set	$SREG(s) \leftarrow 1 \ (s \le 7)$	SREG(s)	1
BCLR	S	Flag Clear	$SREG(s) \leftarrow 0 \ (s \le 7)$	SREG(s)	1
BST	Rr, b	Bit Store from Register to T (all registers)	$T \leftarrow Rr(b) (b \le 7)$	T	1
BLD	Rd, b	Bit Load from T to Register (all registers)	$Rd(b) \leftarrow T (b \le 7)$	None	1
SEC		Set Carry	C ← 1	C	1
CLC		Clear Carry	$C \leftarrow 0$	C	1
SEN		Set Negative Flag	N ← 1	N	1
CLN		Clear Negative Flag	$N \leftarrow 0$	N	1
SEZ		Set Zero Flag	Z ← 1	Z	1
CLZ		Clear Zero Flag	$Z \leftarrow 0$	Z	1
SEI		Global Interrupt Enable	I ← 1	I	1
CLI		Global Interrupt Disable	$I \leftarrow 0$	I	1
SES		Set Signed Test Flag	S ← 1	S	1
CLS		Clear Signed Test Flag	$S \leftarrow 0$	S	1
SEV		Set Twos Complement Overflow	V ← 1	V	1
CLV		Clear Twos Complement Overflow	$V \leftarrow 0$	V	1
SET		Set T in SREG	T ← 1	T	1
CLT		Clear T in SREG	$T \leftarrow 0$	T	1
SEN		Set Half Carry Flag in SREG	H ← 1	Н	1
CLH		Clear Half Carry Flag in SREG	$H \leftarrow 0$	Н	1

MCU CONTROL INSTRUCTIONS

NOP	No Operation		None	1
SLEEP	Sleep	(see specific description for Sleep function)	None	3
WDR	Watchdog timer Reset	(see specific description for WDR/timer)	None	1
BREAK	Break	For On-chip Debug Only	None	N/A