<u>Dashboard</u> / My cou	rses / <u>CS208</u> / <u>CS-208-Assignment-2 02-03-2022</u> / <u>CS-208-Assignment-2 02-03-2022</u>	
Started on	Wednesday, 2 March 2022, 12:10 PM	
State	Finished	
Completed on	Wednesday, 2 March 2022, 12:15 PM	
Time taken	4 mins 58 secs	
Marks	4.0/7.0	
Grade	2.9 out of 5.0 (57 %)	
Question 1		
Correct		
Mark 1.0 out of 1.0		
The processor speed has been increased over the last five decades due the		
🔾 a. Krammar's L	aw	
○ b. Newton's law		
c. Moore's Law	· ·	
Od. Charl's law		
Your answer is corre	ect.	
The correct answer	is: Moore's Law	

Question 2
Correct
Mark 1.0 out of 1.0
DIV.D F0,F2,F4
ADD.D F6,F0,F8
S.D F6,0(R1)
SUB.D F8,F10,F14
MUL.D F6,F10,F8
How many possible hazards are available in the above-given code?
O b. 2
O c. 5
O d. 4
Your answer is correct.
The correct answer is:
3
Question 3
Incorrect
Mark 0.0 out of 1.0
Which one of the following about the MIPS rating of a computer is FALSE?
a. MIPS rating of a computer can very based on which instruction of a processor are being considered
 b. MIPS rating of computer depends on the computer being used
c. MIPS rating of a processor is independent of the program is being executed.
○ d. None of the mentioned
Your answer is incorrect.
The correct answer is: MIPS rating of a processor is independent of the program is being executed.
Sometiment of the state of the

Question 4	
Incorrect	
Mark 0.0 out of 1.0	
Consider a pipeline having 4 phases with duration 60, 50, 90 and 80 ns. Given latch delay is 5 ns. What is the Pipeline cycle time?	
O a. 100 ns	
b. 75 ns	×
○ c. 95 ns	
O d. 105 ns	
Your answer is incorrect.	
The correct answer is: 95 ns	
Question 5	
Correct	
Mark 1.0 out of 1.0	
For the code given below. Select the right option.	
if p1 {	
S1;	
};	
if p2 {	
S2;	
3;	
a. All of the mentioned	
b. S1 is control dependent on p1, but S2 is not control dependent on p1	~
oc. S2 cannot be moved after the branch	
 d. S1 cannot be moved before the branch 	
Your answer is correct.	
The correct answers are: S1 is control dependent on p1, but S2 is not control dependent on p1, S1 cannot be moved before the branch,	
All of the mentioned	

Question 6
Incorrect
Mark 0.0 out of 1.0
For the code given below choose the wrong answer.
MIPS Code:
1. ADD r1, r2, r3
2. SUB r4, r1, r5
3. AND r6, r1, r7
4. OR r8, r1, r9
5. XOR r10, r1, r11
a. Using split phase of the clock, data hazard can be eliminated from instruction no. second
b. Direct data dependence is there
c. Using split phase of the clock, data hazard can be eliminated from instruction no. fifth
 d. Using split phase of the clock, data hazard can be eliminated from instruction no. fourth
Your answer is incorrect.
The correct answer is:
Using split phase of the clock, data hazard can be eliminated from instruction no. second
Question 7
Correct
Mark 1.0 out of 1.0
In MIPS architecture, increasing the number of stages
 a. Will improve the performance up to optimal value of the stages and beyond the optimal value it will decrease
○ b. Will always decrease the performance.
c. Will always improve the performance.
d. Will always improve the performance after the optimal value of the stages
Your answer is correct.
The correct answers are:
Will always decrease the performance.,
vill dividys decrease the performance,
Will improve the performance up to optimal value of the stages and beyond the optimal value it will decrease

https://betamoodle.iiitvadodara.ac.in/mod/quiz/review.php?attempt=72690&cmid=2694

Jump to...

CS-208 MidSem Online Test-11-03-2022 ►