Dashboard / My cou	rses / CS208 / CS-208: Pre-End-Sem Online Test / CS-208: Pre-End-Sem Online Test
	Thursday, 8 April 2021, 9:05 AM Finished
	Thursday, 8 April 2021, 10:00 AM
	54 mins 42 secs
	30.00/50.00
Grade	<b>6.00</b> out of 10.00 ( <b>60</b> %)
Question 1 Correct	
Mark 1.00 out of 1.00	
The use of which of	the following in a computer is justified by the principle of locality?
○ b. Virtual mem	
c. Software inte	errupt
d. Cache memo	ory 🗸
Your answer is correct The correct answer Cache memory	
Question <b>2</b>	
Correct Mark 1.00 out of 1.00	
What is the two tim	nes shift right of the binary stream 0 1 0 1 1 1 1 0 1?
a.0101111	0 0
b. 0 0 0 1 0 1 1	11
o c. None of the	mentioned
Od. 0101111	0 1
Your answer is correct The correct answer 0 0 0 1 0 1 1 1 1	

0/2021	CS-208: Pre-End-Sem Online Test: Attempt review	
Question <b>3</b>		
Incorrect		
Mark 0.00 out of 1.00		
In the MIPS pipeline architecture forward	ling/bypassing is	
<ul><li>a. DMA based approach</li></ul>		×
o b. Software based approach		
o c. Combination of both hardware &	software based approach	
Od. Hardware based approach		
Your answer is incorrect.		
The correct answer is:		
Hardware based approach		
Question <b>4</b>		
Correct		
Mark 1.00 out of 1.00		
For Von Neumann's architecture implement	entation. Select the correct option.	
a. I/O are required		
o b. Memory is required		
c. All of the mentioned		~
Od. CPU is required		
Your answer is correct.		
The correct answer is:		
All of the mentioned		

0/2021	CS-208: Pre-End-Sem Online Test: Attempt review	
Question <b>5</b> Incorrect Mark 0.00 out of 1.00		
Which one of the following is not a charac	cteristic of loosely coupled computers?	
a. Efficient execution of programs and	d fine grained parallelism	
b. Shared memory		×
O c. Message passing communication		
O d. No shared memory		
Your answer is incorrect.		
The correct answer is:  Efficient execution of programs and fine g	grained parallelism	
. 3		
Question <b>6</b>		
Correct Mark 1.00 out of 1.00		
The numbers of NAND and NOR gates red	quired to implement full subtractor are?	
a. 10 and 9		
b. 9 and 9		~
o c. 11 and 11		
Od. 9 and 10		
Your answer is correct.		
The correct answer is: 9 and 9		

0/2021	C5-208: Pre-End-Sem Online Test: Attempt review	
Question <b>7</b>		
Incorrect		
Mark 0.00 out of 1.00		
rewritten threads so that 76 $\%$ of th	oserved to take 1000 seconds to complete execution on a certain four-processor MIMD computer. It be original code could run ideally parallel. Under the assumption that there is no other bottleneck, ho mplete execution on the four-processor MIMD computer?	
○ a. 430 sec.		
O b. 340 sec.		
o c. 476 sec.		×
O d. 571 sec.		
Your answer is incorrect.		
The correct answer is:		
430 sec.		
Question <b>8</b>		
Correct		
Mark 1.00 out of 1.00		
For 4-bit ripple carry adder design.	Select the right option in terms of low cost and low power.	
a. 4 half adders		
○ b. 4 full adders		
c. 3 full adders and 1 half adder	r	~
Od. 3 half adders and 1 full adde	r	
Your answer is correct.		
The correct answer is:		
3 full adders and 1 half adder		

30/2021	CS-208: Pre-Eng-Sem Unline Test: Attempt review	
Question <b>9</b> Correct Mark 1.00 out of 1.00		
For Page replacement which approach is good?		
a. Segmentation		
b. Write back		<b>~</b>
o c. Paging		
O d. Write through		
Your answer is correct.		
The correct answer is: Write back		
Question 10		
Incorrect Mark 0.00 out of 1.00		
Instruction pipeline improves the CPU performance	due to which one of the following reasons?	
<ul> <li>a. Use of additional functional units</li> </ul>		
b. Efficient utilization of the processor hardware		
o c. Use a larger Cache		
d. Reduced memory access time		×
Your answer is incorrect.  The correct answer is:		
Efficient utilization of the processor hardware		

0/2021 C	S-208: Pre-End-Sem Online Test: Attempt review	
Question <b>11</b> Correct Mark 1.00 out of 1.00		
The IR store which one of the following?		
<ul><li>a. An instruction that has been fetched from the me</li></ul>	emory	<b>~</b>
O b. An instruction that has been decoded		
O c. An instruction that has been executed		
O d. The address of the next instruction to be execute	ed	
Your answer is correct.		
The correct answer is:  An instruction that has been fetched from the memory		
,		
Question 12		
Correct Mark 1.00 and a f 1.00		
Mark 1.00 out of 1.00		
The shortfall of registers created by aggressive unrolling	g and scheduling is also known as	
a. Forwarding		
b. Register pressure		<b>~</b>
o c. Aggressive scaling		
O d. Miss rate		
Your answer is correct.		
The correct answer is:		
Register pressure		
register pressure		

0/2021	00-200. I Te-Lind-Oein Online Test. Attempt Teview	
Question 13		
Correct		
Mark 1.00 out of 1.00		
ISA serves as an interface between		
ISA serves as an interface between		
a. Processor and DMA		
<ul><li>b. Processor and memory</li></ul>		
oc. Processor and I/O		
<ul><li>d. Processor and operating system</li></ul>	•	
Your answer is correct.		
The correct answer is:		
Processor and operating system		
Question 14		
Correct		
Mark 1.00 out of 1.00		
In the J-type instructions of MIPS		
<ul> <li>a. One operand is provided as a part of the instru</li> </ul>	uction and other operand need to be fetched from memory	
<ul> <li>b. Both operands are not available in the register</li> </ul>	r bank	
c. Both the operands are available in the register	bank	
<ul> <li>d. One operand is provided as a part of the instru</li> </ul>	uction and other operand need to be get from accumulator	
Your answer is correct.		
The correct answers are:		
Both the operands are available in the register bank,		
One operand is provided as a part of the instruction a	and other operand need to be fetched from memory	

U/2021 C5-208: Pre-End-Sem Unline Test: Attempt	review
Question 15 Correct Mark 1.00 out of 1.00	
For the program given below the number of stalls required after the code transformed by the small MIPS Code:  1. LW R2, 0(R4)  2. LW R5, 4(R4)  3. ADD R1, R2, R3  a. No stall is required  b. Two  c. One  d. Three	rt compiler are
Your answer is correct. The correct answer is: No stall is required  Question 16 Correct	
Mark 1.00 out of 1.00	
During 1 clock cycle, the pipeline (5-stage) can process  a. 6 different instructions  b. 5 different instructions  c. 4 different instructions  d. None of the mentioned	*
Your answer is correct. The correct answer is: 5 different instructions	

0/2021	CS-208: Pre-End-Sem Online Test: Attempt review
Question <b>17</b> Correct	
Mark 1.00 out of 1.00	
A software interrupt is caused in which o	one of the following situations?
a. A page transfer from the hard dis	sk to the main memory is complete
b. A system call	<b>✓</b>
o c. Divide by zero encountered while	e running a program
O d. A DMA call	
Your answer is correct.	
The correct answer is:	
A system call	
Question 18	
Correct	
Mark 1.00 out of 1.00	
Consider a pipeline having 4 phases with	h the duration of 60, 50, 90, and 80 ns. Given latch delay is 10 ns. What is the pipeline cycle time?
a. 60 ns	
O b. 70 ns	
o c. 90 ns	
<ul><li>d. 100 ns</li></ul>	<b>✓</b>
Your answer is correct.	
The correct answer is: 100 ns	

0/2021	CS-208: Pre-End-Sem Online Test: Attempt review	
Question 19		
Correct		
Mark 1.00 out of 1.00		
Which one of the followin	g means is deployed flash memory to store data?	
<ul><li>a. Charge retained in</li></ul>	a floating gate in each memory cell to indicate a logical 1	<b>~</b>
<ul><li>b. Charge retained in</li></ul>	a diode in each memory cell to indicate a logical 1	
c. Use of programmal	le fuse in each memory cell	
od. A six-transistor flip	flop circuitry is used in each memory cell	
Your answer is correct.		
The correct answer is: Charge retained in a floati	ng gate in each memory cell to indicate a logical 1	
Question <b>20</b>		
Correct Mark 1.00 out of 1.00		
Wark 1.00 Out of 1.00		
Which one of them is not	a pipeline parameter?	
a. Throughput		
O b. Pipeline cycle time		
c. Speed up ratio		
d. Ripple ratio		<b>~</b>
Your answer is correct.		
The correct answer is: Ripple ratio		

0/2021 C5-208: Pre-End-Sem Online Test: Attempt review	
Question 21 Incorrect Mark 0.00 out of 1.00	
Assume that the following types of computers, all hazards are handled through stalling. Which one of the following consumption wou suffer from the least drag from the ideal performance due to hazards while running a typical program.  o a. A computer with a 5 stage pipelined and four issue superscalar processor  b. A computer with a 5 stage pipelined processor  c. A computer with a 16 stage pipelined processor  d. A computer with a 16 stage pipelined and four issue superscalar processor	ld <b>x</b>
Your answer is incorrect.  The correct answer is: A computer with a 5 stage pipelined and four issue superscalar processor	
Question 22 Correct Mark 1.00 out of 1.00	
Von Neumann computers helping to which one of the following classes of computers?  a. MIMD  b. SISD  c. SIMD  d. MISD	<b>~</b>
Your answer is correct. The correct answer is: SISD	

J/2021	CS-208: Pre-Eng-Sem Unline Test: Attempt review	
Question <b>23</b> Correct Mark 1.00 out of 1.00		
When an instruction is required to be brought from r	memory to CPU, on which one of the following busses is it fetched?	
a. Address bus		
b. Data bus		<b>~</b>
o c. Control bus		
O d. Peripheral bus		
Your answer is correct.		
The correct answer is:  Data bus		
Question <b>24</b>		
Incorrect Mark 0.00 out of 1.00		
For the load and store operation		
a. Effective address is calculated between 4th arms.	nd 5th stage of the pipeline	×
O b. Effective address is calculated at 3rd stage of	the pipeline	
o c. Effective address is calculated at 4th stage of t	he pipeline	
O d. Effective address is calculated between 3rd an	d 4th stage of the pipeline	
Your answer is incorrect.		
The correct answer is:  Effective address is calculated at 3rd stage of the pipe	eline	

https://betamoodle.iiitvadodara.ac.in/mod/quiz/review.php? attempt = 30517&cmid = 1310&showall = 1310&showall

55-200. Tre-Eng-Gent Offline rest. Attempt review	
Question 25 Incorrect	
Mark 0.00 out of 1.00	
Which one of the following characteristics is associated with shared memory multiprocessors?  a. Loosely coupled and coarse grained parallelism  b. Tightly coupled and coarse grained parallelism  c. Tightly coupled and fine grained parallelism  d. Loosely coupled and fine grained parallelism	×
Your answer is incorrect.  The correct answer is:  Tightly coupled and fine grained parallelism	
Question 26 Incorrect Mark 0.00 out of 1.00	
Which one of the following most accurately characterizes the primary reason for the use of translation lookaside buffer in a processor?  a. TLB allows multiple processes to share the L1 Cache  b. None of the mentioned  c. TLB ensures that a process does not access memory outside of its address space  d. TLB makes translation of virtual addresses to physical addresses faster	×
Your answer is incorrect.  The correct answer is:  TLB makes translation of virtual addresses to physical addresses faster	

0/2021	CS-208: Pre-End-Sem Online Test: Attempt review	
Question <b>27</b> Incorrect		
Mark 0.00 out of 1.00		
Which one of the following is true for a typical RIS	SC architecture?	
a. Make use of multiprogrammed control uni	it	×
b. Makes use of hardwired control unit		
o c. Supports may addressing modes		
d. Has much smaller Cache than CISC process	sors	
Your answer is incorrect.		
The correct answer is:  Makes use of hardwired control unit		
Makes use of hardwired control unit		
Question 28		
Correct  Mark 1.00 out of 1.00		
IMAIN 1.00 OUT OF 1.00		
Which one of the following types of semiconduct	or memory is used as the main memory in a computer?	
a. Flash		
O b. SRAM		
○ c. PROM		
		~
Your answer is correct.		
The correct answer is: DRAM		

30/2021	CS-208: Pre-End-Sem Online Test: Attempt review	
Question <b>29</b>		
Correct		
Mark 1.00 out of 1.00		
Which of the common cache?		
O a. DRAM		
○ b. SRAM		
o c. TLB		~
O d. Taps		
Your answer is correct.		
The correct answer is: TLB		
Question <b>30</b>		
Correct		
Mark 1.00 out of 1.00		
Which one of the following addressing m	nodes are used in an instruction of the form ADD X, Y is?	
a. Immediate		
<ul><li>b. Absolute</li></ul>		<b>~</b>
c. Relative		·
od. Indirect		
Your answer is correct.		
The correct answer is: Absolute		

3/2021	CS-208: Pre-End-Sem Unline Test: Attempt review	
Question <b>31</b>		
Incorrect		
Mark 0.00 out of 1.00		
Which one of the following can	be said about the speed of a multiplier capable of multiplying two 16-bit numbers?	
a. Booth's and array multipli	ier would be equally fastest	
<ul> <li>b. Sign magnitude multiplie</li> </ul>	r would be the fastest	
oc. Array multiplier would be	the fastest	
d. Booth's multiplier would	be the fastest	×
Your answer is incorrect.		
The correct answer is:	at a ch	
Array multiplier would be the fas	stest	
Question <b>32</b>		
Correct		
Mark 1.00 out of 1.00		
Which one of the following is a r	major benefit of the Harvard architecture over the von Neumann architecture?	
a. Program written using sin	ngle world instruction execute more quickly than multiword instructions	
O b. None of the mentioned		
c. Code and data can be loa	aded into the CPU simultaneously on separate buses	~
Od. Code and data share mer	mory and increase program execution efficiency	
Your answer is correct.		
The correct answer is:  Code and data can be loaded in	nto the CPU simultaneously on separate buses	

30/2021	CS-208: Pre-End-Sem Online Test: Attempt review	
Question <b>33</b> Correct		
Mark 1.00 out of 1.00		
Which one of the following types of Interru	upts can be caused by an executing program?	
a. Internal		
O b. Hardware		
c. Software		<b>~</b>
O d. External		
Your answer is correct.		
The correct answer is: Software		
Software		
Question <b>34</b>		
Incorrect		
Mark 0.00 out of 1.00		
Shared memory multiprocessor fit hest into	o which one of the following Flynn's classification of computers?	
<ul> <li>a. Multiple instruction, single data stream</li> </ul>		×
<ul> <li>b. Single instruction, multiple data stre</li> </ul>	eam	
oc. Multiple instruction, multiple data st	ream	
Od. Single instruction, single data stream	n	
Your answer is incorrect.		
The correct answer is:		
Multiple instruction, multiple data stream		

Your answer is correct.
The correct answer is:

219 cycles

0/2021	CS-208: Pre-End-Sem Online Test: Attempt review
Question <b>35</b>	
Incorrect	
Mark 0.00 out of 1.00	
Distributed computers belong to which one	of the following classes of computers?
a. MIMD	
O b. SISD	
o c. MISD	×
O d. SIMD	
Your answer is incorrect.	
The correct answer is: MIMD	
Question <b>36</b>	
Correct Mark 1.00 out of 1.00	
Wark 1.00 out of 1.00	
Fetch (OF), Perform Operation (PO) an instruction. Consider a sequence of 100 instructions take 2 clock cycles each, and	or has the following stages: Instruction Fetch (IF), Instruction Decode (ID), Operand d Writeback (WB), The IF, ID, OF and WB stages take 1 clock cycle each for every instructions. In the PO stage, 40 instructions take 3 clock cycles each, 35 the remaining 25 instructions take 1 clock cycle each. Assume that there are no data e number of clock cycles required for the completion of the execution of the sequence of
○ a. 229 cycles	
<ul><li>b. 219 cycles</li></ul>	<b>✓</b>
o c. 221 cycles	
O d. 220 cycles	

https://betamoodle.iiitvadodara.ac.in/mod/quiz/review.php? attempt = 30517&cmid = 1310&showall = 1310&showall

0/2021 CS-208: Pre-End-Sem Online Test: Attempt review	
Question 37	
Incorrect	
Mark 0.00 out of 1.00	
Vector processors are best classified into which one of the following Flynn's classifications of computers?	
<ul> <li>a. Multiple instruction, single data stream</li> </ul>	
b. Multiple instruction, multiple data stream	
C. Single instruction, single data stream	
<ul> <li>d. Single instruction, multiple data stream</li> </ul>	
Your answer is incorrect.	
The correct answer is:	
Single instruction, multiple data stream	
Question 38	
Incorrect	
Mark 0.00 out of 1.00	
A computer, whose average memory access time is 20 ns has a page fault service time of 10 ms. For every 100 memory accesses, the one-page fault is generated. The effective access time for the memory in which one of the following?	
<ul><li>a. 30 ns</li></ul>	
O b. 20 ns	
O c. 45 ns	
O d. None of the mentioned	
Your answer is incorrect.	
The correct answer is:	
20 ns	

0/2021	CS-208: Pre-End-Sem Online Test: Attempt review
Question <b>39</b>	
Correct	
Mark 1.00 out of 1.00	
Casha mamaruis?	
Cache memory is?	
a. Interface between processor and main mem	ory
$\bigcirc$ b. Interface between processor and SRAM	
O c. Interface between processor and virtual mer	mory
O d. Interface between processor and DMA	
Your answer is correct.	
The correct answer is:	
Interface between processor and main memory	
Question <b>40</b>	
Correct	
Mark 1.00 out of 1.00	
memory operations. Assume that the relative frequ	cycles. It uses four cycles for ALU operations and branches where as five cycles for plancies of these operations are 40%,20%, and 40% respectively. Let due to clock skew erhead to the clock. How much speed in instruction execution rate will we gain from the
○ a. 2X	
○ b. 1X	
○ c. 3X	
	<b>✓</b>
Your answer is correct.	
The correct answer is: 4X	

0/2021	CS-208: Pre-End-Sem Online Test: Attempt review	
Question <b>41</b> Incorrect Mark 0.00 out of 1.00		
Which one of the following would cause	e the Page fault frequency in an operating system to reduce?	
a. Cache memory size is increased		
<ul><li>b. Executing processes exhibit high</li></ul>	locality of reference	×
oc. Size of the page reduced		
O d. Executing processes remain CPU-	bound	
Your answer is incorrect.		
The correct answer is:		
Executing processes remain CPU-bound		
Question <b>42</b>		
Incorrect		
Mark 0.00 out of 1.00		
Which one of the following multiplexers	would have a 4-bit data select input?	
	would have a 4-bit data select input:	
○ a. 8:1		
b. 4:1		×
O c. 16:1		
O d. 2:1		
Your answer is incorrect.		
The correct answer is:		
16:1		

21/25

012021	CO-200. I Te-Litu-Selft Offilite Test. Attempt Teview	
Question 43		
Incorrect		
Mark 0.00 out of 1.00		
Pipelined processors are the best classified into w	which one of the following Flynn's classifications of computers?	
a. Single instruction, multiple data stream		
b. Multiple instruction, multiple data stream		×
O c. Single instruction, single data stream		
O d. Multiple instruction, single data stream		
Your answer is incorrect.		
The correct answer is:		
Single instruction, single data stream		
Question <b>44</b>		
Correct		
Mark 1.00 out of 1.00		
in loop Unrolling with Scheduling Select the ri	ght option.	
a. Use different registers to avoid unnecessar	ry constraints	
O b. Identify that loop iterations are independe	ent	
O c. Determine the loads and stores that can b	be interchanged in the unrolled loop	
d. All of the mentioned		~
Your answer is correct.		
The correct answer is:		
All of the mentioned		

S 2001 10 2111 0011 01111 0111 1111 1111	
Question 45	
Correct	
Mark 1.00 out of 1.00	
Virtual memory is also known as?	
a. Interface between main memory and secondary memory	
<ul><li>b. All of the mentioned</li></ul>	•
c. Cache between main memory and secondary	
○ d. Buffer between main memory and secondary memory	
Your answer is correct.	
The correct answer is: All of the mentioned	
Question 46	
Incorrect	
Mark 0.00 out of 1.00	
Which of the following statement most accurately characterizes the responsibility of the memory management unit in the processor?	
a. Managing the interface between the processor and the main memory	
b. Managing the interfacing between main memory and hard disk	
c. Managing the physical memory of the machine	
d. Managing the translation of the virtual into physical address	×
Your answer is incorrect.	
The correct answer is:  Managing the physical memory of the machine	

V	
Question 47	
Correct	
Mark 1.00 out of 1.00	
Which one of the following addressing modes cannot be meaningfully used for the destination operand of an ADD instruction?	
<ul><li>a. Indexed</li></ul>	<b>~</b>
○ b. Direct	
○ c. Indirect	
○ d. Immediate	
O d. Immediate	
Your answer is correct.	
The correct answer is:	
Indexed	
Question 48	
Incorrect	
Mark 0.00 out of 1.00	
When a processor fetches an instruction of the executing program, the binary code of the instruction gets stored in which one of the	
following?	
a. Program counter	
○ b. Instruction register	
○ c. General purpose register	
d. Accumulator	*
Your answer is incorrect.	
The correct answer is:	
Program counter	

https://betamoodle.iiitvadodara.ac.in/mod/quiz/review.php? attempt = 30517&cmid = 1310&showall = 1310&showall

00 200 1 10 2 110 0 0 11 10 10 10 10 10 10 10 10 10 1	
Question 49	
Correct	
Mark 1.00 out of 1.00	
Which one of the following sentences best justifies the need for using a virtual memory operating system?	
<ul> <li>a. It help to run multiple programs whose combined size is much larger than the size of the physical memory available on the machine</li> </ul>	
<ul> <li>b. It help to extend the amount of physical memory that is being used</li> </ul>	
o. It allows machines to communicate over a local area network	
<ul> <li>d. It help to improve the performance of the hard disk</li> </ul>	
Your answer is correct.	
The correct answer is:	
It help to run multiple programs whose combined size is much larger than the size of the physical memory available on the machine	
Question 50 Incorrect	
Mark 0.00 out of 1.00	
Mark 6.66 Gat 61 1.66	
What is true for virtual memory?	
a. Processor sends physical address for page table	
<ul><li>b. Processor sends virtual address for main memory</li></ul>	
c. Processor sends physical address for main memory	
d. Processor sends virtual address for page table	
Your answer is incorrect.	
The correct answer is:  Processor sends virtual address for page table	
Trocessor serias virtual dudices for page table	
■ Online Test	
Jump to	
Assignment-II ►	

Dashboard / My cou	rses / CS208 / Online test (Assignment-II) / Assignment-II		
	TI. 1 22 A 1 2024 4 20 DM		
	Thursday, 22 April 2021, 1:00 PM		
	State Finished  Completed on Thursday, 22 April 2021, 1:07 PM		
	6 mins 54 secs		
Marks	4.00/7.00		
Grade	<b>5.71</b> out of 10.00 ( <b>57</b> %)		
Question 1			
Correct			
Mark 1.00 out of 1.00			
Cache memory is?			
<ul><li>a. Interface bet</li></ul>	ween processor and main memory		
<ul><li>b. Interface bet</li></ul>	ween processor and virtual memory		
oc. Interface bet	ween processor and SRAM		
od. Interface bet	ween processor and DMA		
Your answer is corre	ect.		
The correct answer	is:		
Interface between p	processor and main memory		
Question <b>2</b>			
Incorrect  Mark 0.00 out of 1.00			
Mark 0.00 out of 1.00			
The zero flag registe	er of the MIPS pipeline architecture		
<ul><li>a. Calculate the</li></ul>	effective address by using the program counter register content		
o b. Calculate the	effective address by adding the register content of the ALU		
oc. Calculate the	effective address by subtracting the register content of the ALU		
O d. Calculate the	effective address by using the instruction register content		
Your answer is inco	rrect.		
The correct answer			
Calculate the effect	ve address by subtracting the register content of the ALU		

0/2021	Assignment-II: Attempt review	
Question <b>3</b> Incorrect Mark 0.00 out of 1.00		
Which one of the following	g about the MIPS rating of a computer is FALSE?	
a. MIPS rating of com	puter depends on the computer being used	
<ul><li>b. MIPS rating of a co</li></ul>	imputer can very based on which instruction of a processor are being considered	
c. None of the mention	oned	×
od. MIPS rating of a pro	ocessor is independent of the program is being executed.	
Your answer is incorrect.		
The correct answer is: MIPS rating of a processor	r is independent of the program is being executed.	
Question <b>4</b> Incorrect		
Mark 0.00 out of 1.00		
For the load and store ope	eration	
a. Effective address is	calculated at 4th stage of the pipeline	
<ul><li>b. Effective address is</li></ul>	calculated between 4th and 5th stage of the pipeline	×
c. Effective address is	calculated at 3rd stage of the pipeline	
O d. Effective address is	calculated between 3rd and 4th stage of the pipeline	
Your answer is incorrect.		
The correct answer is: Effective address is calcula	ated at 3rd stage of the pipeline	

<u> </u>
Question <b>5</b>
Correct
Mark 1.00 out of 1.00
Which one of the following options most correctly lists the important parts of a Von Neumann computer?
<ul> <li>a. Hard disks, buses, and CPU</li> </ul>
O I. Marrier CDI I. Construction
<ul> <li>b. Memory, CPU, buses, and printers</li> </ul>
◎ c. Memory, input/output units, and CPU     ✓
© C. Welliory, input/output units, and Cr o
d. Buses, memory, and input/output controllers
Your answer is correct.
The correct answer is:
Memory, input/output units, and CPU
Question <b>6</b>
Correct
Mark 1.00 out of 1.00
INDIA 1.00 OUL OF 1.00
The von Neumann bottleneck can be attributed to which one of the following?
The voll recultural bottleheck can be distributed to which one of the following.
a. Slow speed of input/output devices
<ul> <li>b. Mismatch between the speed of the secondary and primary storages</li> </ul>
○ c. Low clock speeds
<ul> <li>d. Mismatch between the speed of the CPU and primary storages</li> </ul>
Your answer is correct.
The correct answer is:
Mismatch between the speed of the CPU and primary storages
mismatch between the speed of the Cro and primary storages

Question <b>7</b> Correct Mark 1.00 out of 1.00	
In MIPS architecture, the program counter send the address multiple of 4 due to	
a. Word addressability of memory	
b. Bit addressability of memory	
c. Nibble addressability of memory	
<ul> <li>d. Byte addressability of memory</li> </ul>	
Your answer is correct.	
The correct answer is:  Byte addressability of memory	
Jump to	

Dashboard / My cou	urses / CS208 / Online test (Assignment-I) / Online Test		
	Friday, 26 March 2021, 1:35 PM		
State			
	Completed on         Friday, 26 March 2021, 1:50 PM           Time taken         14 mins 57 secs           Marks         8.00/20.00		
	<b>4.00</b> out of 10.00 ( <b>40</b> %)		
Question 1			
Incorrect			
Mark 0.00 out of 1.00			
	e following addressing modes, the content of the program counter is added to the address part of the instruction in order		
to obtain the effect	tive address.		
a. Register add	Iressina mode		
b. Indexed add	Iressing mode		
c. Absolute ad	dressing mode		
O d. Register ind	irect addressing mode		
Vi-i			
Your answer is inco			
The correct answer Register indirect ac			
Register maneet de	idiessing mode		
Question <b>2</b>			
Correct			
Mark 1.00 out of 1.00			
An instruction cycle	e refers to which one of the following?		
<ul> <li>a. Decoding th</li> </ul>	e instruction and calculation of effective address		
<ul><li>b. Executing ar</li></ul>	n instruction		
O 5 . I .			
oc. Fetching an	Instruction		
d. All of the me	entioned •		
Your answer is corr	ect.		
The correct answer	is:		
All of the mentions			

4/30/2021

Question <b>3</b>
Correct
Mark 1.00 out of 1.00
Which one of the following most profoundly describes the functionality of the control unit in CPU?
a. To perform the arithmetic operations based on decoded program instruction
○ b. To store program instruction
<ul> <li>c. To generate the control signals based on decoded program instructions</li> </ul>
d. To perform logic operations based on decoded program instructions
Your answer is correct.
The correct answer is:
To generate the control signals based on decoded program instructions
Question 4 Incorrect Mark 0.00 out of 1.00
Which one of the following statements about a computer supporting unaligned data access is most accurate regarding the storage of data items having sizes that may not be multiples of the word size.
a. Data transfer is inefficient and data also storage in memory would not be efficient
b. Data transfer is efficient and also data can be stored efficiently in memory
oc. Data transfer is inefficient but data can be stored efficiently in memory
<ul> <li>d. Data transfer is efficient but data storage in memory would not efficient.</li> </ul>
Your answer is incorrect.
The correct answer is:  Data transfer is inefficient but data can be stored efficiently in memory

A booth's multiplier circuit needs to inspect at most how many LSB bits to determine whether to add the multiplier, subtract the multiplier or leave the partial result unchanged during any step in the sequence of multiplication steps?

or leave the partial result unchanged during any step in the sequence of multiplication steps?

- b. All bits of the multipicand
- c. All bits of the multiplier
- od. One bit

a. Two bits

Mark 0.00 out of 1.00

Your answer is incorrect.

The correct answer is:

One bit

×

Question **8** 

Mark 1.00 out of 1.00

In order to realize an adder that can add two 16-bit numbers, how many full adders and half adders would be required?

- a. One half adder and 15 full adders
- O b. 17 half adders and 0 full adder
- oc. 15 half adders and one full adder
- d. 10 half adders and 11 full adders

Your answer is correct.

The correct answer is:

One half adder and 15 full adders

0/2021	Online Test: Attempt review	
Question <b>9</b> Incorrect Mark 0.00 out of 1.00		
Which one of the following can be said about a. Booth's and array multiplier would be b. Sign magnitude multiplier would be c. Array multiplier would be the fastes d. Booth's multiplier would be the fast Your answer is incorrect.  The correct answer is:  Array multiplier would be the fastest	t t	×
Question 10 Correct Mark 1.00 out of 1.00		
In the implementation of a binary multiplie  a. 2 input AND gates only  b. XOR gates and shift registers  c. 2 input X-or gates and 2-input AND  d. 2-input NOR gates and 1 XOR gate  Your answer is correct.		•
The correct answer is: 2 input X-or gates and 2-input AND gates		

After fetching an instruction from memory, the binary code of the instruction is stored in which one of the following?

a. Accumulator

- b. Program counter
- c. Instruction pointer
- d. Instruction register

Your answer is incorrect.

The correct answer is: Instruction register

0,2021	is result mempirement
Question 13	
Incorrect	
Mark 0.00 out of 1.00	
The IR store which one of the following?	
a. An instruction that has been executed	
b. An instruction that has been fetched from the memory	
<ul> <li>c. The address of the next instruction to be executed</li> </ul>	
	•
<ul> <li>d. An instruction that has been decoded</li> </ul>	<b>×</b>
Your answer is incorrect.	
The correct answer is:	
An instruction that has been fetched from the memory	
•	
Question 14	
Correct	
Mark 1.00 out of 1.00	
Cache memory is?	
a. Interface between processor and DMA	
b. Interface between processor and SRAM	
c. Interface between processor and main memory	<b>✓</b>
d. Interface between processor and virtual memory	
Your answer is correct.	
The correct answer is:	
Interface between processor and main memory	

00/2021	of mile lest. Attempt review	
Question 15		
Correct		
Mark 1.00 out of 1.00		
Which of the common cache?		
a. Taps		
○ b. DRAM		
		.,
		•
o d. SRAM		
Your answer is correct.		
The correct answer is:		
TLB		
Question <b>16</b>		
Correct		
Mark 1.00 out of 1.00		
is the concept in which a process is copied into the main me	mory from the secondary memory according to the requirement.	
a. Pagging		
<ul><li>b. None of the mentioned</li></ul>		
c. Demand pagging		~
<ul><li>d. Segmentation</li></ul>		
d. Segmentation		
Your answer is correct.		
The correct answer is:		
Demand pagging		

- a. Instruction size would be increase by 2-bit
- b. Instruction size would be increase by 1-bit
- oc. Instruction size would be increase by 3-bit
- d. Instruction size would be unaffected

Your answer is incorrect.

The correct answer is:

Instruction size would be increase by 3-bit

Question 19 Correct	
Mark 1.00 out of 1.00	
Swap space exists in	
○ a. DRAM	
O b. Primary memory	
c. Secondary memory	✓
O d. None of the mentioned	
Your answer is correct.	
The correct answer is:	
Secondary memory	
Question <b>20</b>	
Incorrect	
Mark 0.00 out of 1.00	
If the page hit is there in the page table then?	
a. Data can be dire accessed from main memory without address translation	×
b. Data can be directly accessed from disc	
O c. Data can be dire accessed from main memory after the address translation	
O d. None of the mentioned	
Your answer is incorrect.	
The correct answer is:	
Data can be dire accessed from main memory after the address translation	
Jump to	
	CS-208: Pre-End-Sem Online Test ►

Dashboard / My cou	urses / CS208 / 10% online test (fifth week) / 10 % online test (fifth week)	
Started on State	Tuesday, 2 February 2021, 10:20 AM Finished	
	Tuesday, 2 February 2021, 10:59 AM	
-	39 mins 34 secs	
	24.00/35.00	
Grade	<b>6.86</b> out of 10.00 ( <b>69</b> %)	
Question 1 Correct		
Mark 1.00 out of 1.00		
In the J-type instru		
<ul><li>a. One operand</li></ul>	d is provided as a part of the instruction and other operand need to be fetched from memory	
O b. Both operan	ds are not available in the register bank	
c. Both the ope	erands are available in the register bank	<b>~</b>
Od. One operand	d is provided as a part of the instruction and other operand need to be get from accumulator	
Your answer is corre	ect.	
The correct answers		
	are available in the register bank, vided as a part of the instruction and other operand need to be fetched from memory	
One operand is pro	wided as a part of the instruction and other operand need to be retched from memory	
Question <b>2</b>		
Incorrect		
Mark 0.00 out of 1.00		
Forwarding can be	implemented in 5-stage and 6-stage MIPS pipeline	
a. Using three i	multiplexers	×
O b. Using two m	nultiplexers with extra latch	
o c. Using two m	ultiplexers	
Od. Using one m	nultiplexer	
Your answer is inco	rrect.	
The correct answer	is:	
Using two multiples	xers	

Question <b>3</b> Correct	
Mark 1.00 out of 1.00	
The features of the RISC processor	
a. Instruction execute in one or two clock cycle	
b. Small number of addressing modes	
o c. Small number of the instructions	
d. All of the mentioned	~
Your answer is correct.	
The correct answer is: All of the mentioned	
Question 4	
Correct	
Mark 1.00 out of 1.00	
The shortfall of registers created by aggressive unrolling and scheduling is also known as	
a. Register pressure	
b. Aggressive scaling	
c. Forwarding	×
○ d. Miss rate	
Your answer is correct.	
Your answer is correct.	
Your answer is correct.	
Your answer is correct. The correct answer is:	

,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,
Question <b>5</b> Correct
Mark 1.00 out of 1.00
INDIX 1.00 OUC OF 1.00
Consider a pipeline having 4 phases with duration 60, 50, 90 and 80 ns. Given latch delay is 5 ns. What is the Pipeline cycle time?
○ a. 105 ns
O b. 75 ns
O c. 100 ns
Your answer is correct.
The correct answer is:
95 ns
Question 6
Incorrect And Associated Services and Associated Services and Associated Services Asso
Mark 0.00 out of 1.00
In MIPS architecture, increasing the number of stages
a. Will always improve the performance after the optimal value of the stages
○ b. Will always decrease the performance.
<ul><li>c. Will always improve the performance.</li></ul>
Od. Will improve the performance up to optimal value of the stages and beyond the optimal value it will decrease
Your answer is incorrect.
The correct answers are:
Will always decrease the performance.,
Will improve the performance up to optimal value of the stages and beyond the optimal value it will decrease

2021 10 % online test (fifth week): Attempt review	
Question <b>7</b> Correct  Mark 1.00 out of 1.00	
For calculating the effective address, the upper 6 bits and concatenation done between	
a. Program counter and constant value which was the part of the instruction	<b>~</b>
b. Program counter and constant value which was not the part of the instruction	
O c. Address register and constant value which was the part of the instruction	
Od. Address register and constant value which was not the part of the instruction	
Your answer is correct.	
The correct answer is:  Program counter and constant value which was the part of the instruction	
Question <b>8</b>	
Correct  Mark 1.00 out of 1.00	
Using booth's algorithms multiply 7 with 3 and assume register AC is 4 bit. The value of AC after 3rd and 4th cycles a	ire
O a. 0 1 1 1 0 and 1 0 1 0 0	
O b. 0 0 1 1 and 1 0 1 1	
c. 0 0 1 0 and 1 0 1 0	~
O d. 1 0 1 0 and 1 0 1 0	
Your answer is correct.	
The correct answer is:	
0 0 1 0 and 1 0 1 0	

Question <b>9</b> Correct
Mark 1.00 out of 1.00
What is the two times shift right of the binary stream 0 1 0 1 1 1 1 0 1?
○ a. 0 1 0 1 1 1 1 0 0
O b. 0 1 0 1 1 1 1 0 1
d. None of the mentioned
Your answer is correct.
The correct answer is: 0 0 0 1 0 1 1 1 1
Question 10
Incorrect
Mark 0.00 out of 1.00
The following assembly program is run over the MIPS pipeline architecture. Choose the wrong option.
Assembly code:
Assembly code: i1. pp1: L.D F0,0(R1);
i1. pp1: L.D F0,0(R1); i2. ADD.D F4,F0,F2;
i1. pp1: L.D F0,0(R1); i2. ADD.D F4,F0,F2; i3. S.D F4,0(R1);
i1. pp1: L.D F0,0(R1); i2. ADD.D F4,F0,F2;
i1. pp1: L.D F0,0(R1); i2. ADD.D F4,F0,F2; i3. S.D F4,0(R1);
i1. pp1: L.D F0,0(R1); i2. ADD.D F4,F0,F2; i3. S.D F4,0(R1); i4. DADDUI R1,R1,#-8;
i1. pp1: L.D F0,0(R1); i2. ADD.D F4,F0,F2; i3. S.D F4,0(R1); i4. DADDUI R1,R1,#-8; i5. BNE R1,R2,pp1
i1. pp1: L.D F0,0(R1); i2. ADD.D F4,F0,F2; i3. S.D F4,0(R1); i4. DADDUI R1,R1,#-8; i5. BNE R1,R2,pp1  a. i2 is used for adding scalar value
i1. pp1: L.D F0,0(R1); i2. ADD.D F4,F0,F2; i3. S.D F4,0(R1); i4. DADDUI R1,R1,#-8; i5. BNE R1,R2,pp1
i1. pp1: L.D F0,0(R1); i2. ADD.D F4,F0,F2; i3. S.D F4,0(R1); i4. DADDUI R1,R1,#-8; i5. BNE R1,R2,pp1  a. i2 is used for adding scalar value
i1. pp1: LD F0,0(R1); i2. ADD.D F4,F0,F2; i3. S.D F4,0(R1); i4. DADDUI R1,R1,#-8; i5. BNE R1,R2,pp1  a. i2 is used for adding scalar value  b. i4 is used as an increment pointer  c. i3 is used to store the results
i1. pp1: L.D F0,0(R1); i2. ADD.D F4,F0,F2; i3. S.D F4,0(R1); i4. DADDUI R1,R1,#-8; i5. BNE R1,R2,pp1  a. i2 is used for adding scalar value
i1. pp1: LD F0,0(R1); i2. ADD.D F4,F0,F2; i3. S.D F4,0(R1); i4. DADDUI R1,R1,#-8; i5. BNE R1,R2,pp1  a. i2 is used for adding scalar value  b. i4 is used as an increment pointer  c. i3 is used to store the results
i1. pp1: LD F0,0(R1); i2. ADD.D F4,F0,F2; i3. S.D F4,0(R1); i4. DADDUI R1,R1,#-8; i5. BNE R1,R2,pp1  a. i2 is used for adding scalar value  b. i4 is used as an increment pointer  c. i3 is used to store the results
i1. pp1: LD F0,0(R1); i2. ADD.D F4,F0,F2; i3. S.D F4,0(R1); i4. DADDUI R1,R1,#-8; i5. BNE R1,R2,pp1  a. i2 is used for adding scalar value  b. i4 is used as an increment pointer  c. i3 is used to store the results  d. i1 is used for array element  Your answer is incorrect. The correct answers are:
i1, pp1: LD F0,0(R1); i2. ADD.D F4,F0,F2; i3. S.D F4,0(R1); i4. DADDUI R1,R1,#-8; i5. BNE R1,R2,pp1  a. i2 is used for adding scalar value  b. i4 is used as an increment pointer  c. i3 is used to store the results  d. i1 is used for array element

7.202.		
Question <b>11</b> Incorrect		
Mark 0.00 out of 1.00		
A half adder is implemented wi number of and gates required t	ith XOR and AND gates. A full adder is implemented with two half adders and one OR gate. The to design full adders are?	<b>)</b>
O a. Nine		
b. Twelve		×
o c. Eight		
O d. Ten		
Your answer is incorrect.		
The correct answer is:		
Nine		
Question <b>12</b>		
Incorrect		
Mark 0.00 out of 1.00		
time and the time period of the r Assume the delay of the latches i	stages, namely, IF1, IF2, ID, EX, MEM1, MEM2, WB. Assuming all the stages require the same amount on pipelined processors is 14 ns, find out the clock frequency and speedup of the pipelined process is 1 ns.	
a. 1Khz and 50		
b. 1.2 Khz and 30		×
o c. 1 Khz and 3		
O d. None of the mentioned		
Your answer is incorrect.		
The correct answer is:		
None of the mentioned		

012021	10 70 Offine test (mili week). Attempt review
Question 13	
Correct	
Mark 1.00 out of 1.00	
For the code given below, select the wrong answer.	
MIPS Code:	
1. add r1, r2, r3	
2. sub r4, r1, r5	
a. Data hazard is present	
<ul><li>b. One stalls is required to remove the data hazard</li></ul>	·
D. One stalls is required to remove the data mazarc	*
c. For the second instruction, operands are require	ed at 3rd stage of the pipeline
O d. There will be no hazard for the first instruction	
Your answer is correct.	
The correct answer is:	
One stalls is required to remove the data hazard	
Question <b>14</b>	
Correct	
Mark 1.00 out of 1.00	
The instruction ADD Rd,Rs, Rt is	
a. R-type instruction of MIPS	
○ b. I-type instruction of MIPS	
o c. P-type instruction of MIPS	
d. J-type instruction of MIPS	×
Your answer is correct.	
The correct answer is:	
R-type instruction of MIPS	

·
Question 15 Incorrect
Mark 0.00 out of 1.00
Consider the following instruction sequence five-stage pipeline,
ADD R1, R2, R1 I1
LW R2,0(R1) I2
LW R1,4(R1) I3
OR R3, R1, R2 I4
Select the correct option.
a. RAW hazards is present in instructions I1-I2
O b. All of the mentioned
<ul><li>c. RAW hazards is present in instructions I2-I3</li></ul>
Od. RAW hazards is present in instructions 13-14
Your answer is incorrect.
The correct answer is:
All of the mentioned
Question 16
Incorrect
Mark 0.00 out of 1.00
In MIPS architecture, the program counter send the address multiple of 4 due to
<ul><li>a. Bit addressability of memory</li></ul>
b. Byte addressability of memory
o c. Nibble addressability of memory
O d. Word addressability of memory
Your answer is incorrect.
The correct answer is:  Byte addressability of memory

Question 17	
Incorrect	
Mark 0.00 out of 1.00	
For the code given below choose the wrong answer.	
MIPS Code:	
1. ADD r1, r2, r3	
2. SUB r4, r1, r5	
3. AND r6, r1, r7	
4. OR r8, r1, r9	
5. XOR r10, r1, r11	
a. Using split phase of the clock, data hazard can be eliminated from instruction no. fifth	
b. Using split phase of the clock, data hazard can be eliminated from instruction no. fourth	
oc. Using split phase of the clock, data hazard can be eliminated from instruction no. second	
<ul><li>d. Direct data dependence is there</li></ul>	
Your answer is incorrect.	
The correct answer is:	
Using split phase of the clock, data hazard can be eliminated from instruction no. second	
Question 18 Correct	
Mark 1.00 out of 1.00	
If multiplicand (M) is 0111, the AC register is initialized with zero. What will be the content of the AC register after operation AC= AC-M?	
○ a. 1100	
O b. 1111	
O c. 1010	
Your answer is correct.	
The correct answer is:	
1001	

0/2021	10 % online test (fifth week): Attempt review	
Question 19		
Incorrect		
Mark 0.00 out of 1.00		
Pipelining of a MIPS-like Processor, se	elect the right option	
<ul><li>a. All ALU operations are perforr</li></ul>		
b. All of the mentioned	ned of register operatios	
	·	
C. Separate Instruction and data		
<ul> <li>d. Only instructions which access</li> </ul>	memory are load and store instructions	
Your answer is incorrect.		
The correct answer is:		
All of the mentioned		
Question <b>20</b>		
Correct		
Mark 1.00 out of 1.00		
For the code given below. Select the	right option.	
if p1 {		
S1;		
}; if p2 {		
S2;		
};		
a. S1 cannot be moved before the	e branch	,
<ul><li>b. S1 is control dependent on p1</li></ul>	, but S2 is not control dependent on p1	
o c. S2 cannot be moved after the	branch	
O d. All of the mentioned		
Your answer is correct.		
The correct answers are: S1 is control	dependent on p1, but S2 is not control dependent on p1, S1 cannot be moved before the branch,	

All of the mentioned

4/30/2021	10 % online test (fifth week): Attempt review
Question 21	
Correct	
Mark 1.00 out of 1.00	
In the MIPS architecture, data transfer takes place between	een
a. Register to memory	
<ul><li>b. Register to register</li></ul>	
o c. Memory to register	
d. All of the mentioned	<b>✓</b>
Your answer is correct.	
The correct answer is:	
All of the mentioned	
Question <b>22</b>	
Correct	
Mark 1.00 out of 1.00	
In the MIPS architecture, the meaning of the instruct	tion can be found from
<ul><li>b. Instruction register</li></ul>	<b>✓</b>
c. Program counter register	
O d. Address register	
Your answer is correct.	
The correct answer is:	
Instruction register	

0/2021	10 % online test (titth week): Attempt review
Question 23 Correct Mark 1.00 out of 1.00	
The zero flag register of the MIPS pipeline architectur	re
a. Calculate the effective address by adding the r	egister content of the ALU
b. Calculate the effective address by subtracting	the register content of the ALU
$\bigcirc$ c. Calculate the effective address by using the ins	struction register content
O d. Calculate the effective address by using the pr	ogram counter register content
Your answer is correct.	
The correct answer is: Calculate the effective address by subtracting the reg	ister content of the ALU
Question <b>24</b>	
Correct Mark 1.00 out of 1.00	
During 1 clock cycle, the pipeline (5-stage) can proce	SS
a. 4 different instructions	
○ b. 6 different instructions	
<ul><li>c. 5 different instructions</li></ul>	✓
O d. None of the mentioned	
Your answer is correct.	
The correct answer is: 5 different instructions	

Question 25	
Correct  Mark 1.00 out of 1.00	
What is the arithmetic shift right operation after the 1st cycle for the following binary stream 1 0 0 1 0 0 1 1 0 ?	
○ a.100100110	
O b. 1 1 0 0 1 0 0 1 1	
O c. 0 1 1 0 0 1 0 0 1	
d. 1 1 1 0 0 1 0 0 1	×
Your answer is correct.  The correct answer is:	
110010011	
Question 26	
Incorrect  Mark 0.00 out of 1.00	
Mark 0.00 Out of 1.00	
CACHE memory act as an interface between	
a. Processor hardware and main memory	
<ul><li>b. Processor hardware and I/O</li></ul>	×
Your answer is incorrect.	
The correct answer is:	
Processor hardware and main memory	
Question 27 Correct	
Mark 1.00 out of 1.00	
in loop Unrolling with Scheduling Select the right option.	
<ul> <li>a. Identify that loop iterations are independent</li> </ul>	×
b. Use different registers to avoid unnecessary constraints	
oc. Determine the loads and stores that can be interchanged in the unrolled loop	
O d. All of the mentioned	
Your answer is correct.	
The correct answer is:	
All of the mentioned	

0/2021	10 % online test (fifth week): Attempt review
Question 28 Correct Mark 1.00 out of 1.00	
A four-stage pipeline has s	stage delays of 150, 120, 160, and 140 ns respectively. Registers are used between the stages and have a delay of cle time?
a. 140 ns	
<ul><li>b. 170 ns</li></ul>	•
o c. 165 ns	
O d. 155 ns	
Your answer is correct. The correct answer is: 170 ns	
Question <b>29</b> Incorrect Mark 0.00 out of 1.00	
Which unit is responsible f	or directing the operations of computer arithmetic and logical unit?
a. I/O interface	
o b. ALU itself	
o c. Control unit	
od. Program	×
Your answer is incorrect.	
The correct answer is: Control unit	

0/2021	10 % online test (fifth week): Attempt review
Question <b>30</b> Correct	
Mark 1.00 out of 1.00	
What is the shift right of the binary stream 0 1 0 1 1 1 1	0 1?
a.001011101	
O b. 0 0 1 0 1 1 1 1 1	
© c. 0 0 1 0 1 1 1 1 0	<b>✓</b>
Od. 101011110	
Your answer is correct. The correct answer is: 0 0 1 0 1 1 1 1 0	
Question <b>31</b> Correct	
Mark 1.00 out of 1.00	
In the MIPS pipeline architecture forwarding/bypassing i  a. Software based approach  b. Hardware based approach  c. Combination of both hardware & software based  d. DMA based approach	<b>✓</b>
Your answer is correct. The correct answer is: Hardware based approach	

Question 32	
Correct  Mark 1.00 out of 1.00	
Mark 1.00 Out OF 1.00	
For the program given below the number of stalls required after the code transformed by the smart compiler are	
MIPS Code:	
1. LW R2, 0(R4) 2. LW R5, 4(R4)	
3. ADD R1, R2, R3	
3. ADD K1, K2, K3	
a. One	
○ b. Three	
○ c. Two	
od. No stall is required	
Your answer is correct.	
The correct answer is:	
No stall is required	
Question 33	
Correct	
Mark 1.00 out of 1.00	
For the load and store operation	
a. Effective address is calculated at 3rd stage of the pipeline	
<ul> <li>b. Effective address is calculated between 4th and 5th stage of the pipeline</li> </ul>	
c. Effective address is calculated at 4th stage of the pipeline	
<ul> <li>d. Effective address is calculated between 3rd and 4th stage of the pipeline</li> </ul>	
Your answer is correct.	
The correct answer is:  Effective address is calculated at 3rd stage of the pipeline	

Question <b>34</b> Correct	
Mark 1.00 out of 1.00	
Addressing modes are used to calculate the effective address by using the	
<ul><li>a. Control Unit</li></ul>	×
○ b. DMA	
c. ALU unit only	
○ d. ALU + control unit	
Your answer is correct.	
The correct answer is:	
ALU + control unit	
Question <b>35</b>	
Correct	
Mark 1.00 out of 1.00	
For the code given below identifies the data hazard.	
Code:	
add r1, r2, r3	
sub r1, r4, r5	
<ul><li>a. None of the mentioned</li></ul>	
b. WAW	<b>✓</b>
○ c. RAW	
○ d. WAR	
Your answer is correct.  The correct answer is:	
WAW	
→ Announcements	
Jump to	
samp to	CS 200: Mid Som Online Test >

CS-208: Mid-Sem Online Test ►

## <u>Dashboard</u> / My courses / <u>CS268</u> / <u>Lab-Final Evaluation (20%)</u> / <u>Lab-Final Evaluation (20%)</u>

Started on Thursday, 15 April 2021, 1:00 PM

State Finished

Completed on Thursday, 15 April 2021, 1:30 PM

Time taken 29 mins 56 secs

Marks 15.00/25.00

Grade 6.00 out of 10.00 (60%)

Question **1**Complete

Mark 0.00 out of 1.00

Assumed that pipeline is optimized for branches when the branch is taken in program,

How many pipelines bubble on a taken branch in the ALP.

26 sub \$11, \$5, \$9

30 beq \$2, \$4, 8

34 and \$13, \$3, \$6

38 or \$14, \$3, \$7

42 add \$15, \$5, \$3


46 slt \$16, \$7, \$8

. . .

52 lw \$5, 51(\$8)

- a. 2
- O b. 4
- O c. 1
- O d. 0


MBR ← PC MAR ← X PC ← Y Memory ← MBR Which one of the following is a possible operation performed by this sequence?  a. Operand fetch  b. Conditional branch
MAR ← X PC ← Y Memory ← MBR Which one of the following is a possible operation performed by this sequence?   a. Operand fetch
MAR ← X PC ← Y Memory ← MBR Which one of the following is a possible operation performed by this sequence?   a. Operand fetch
PC ← Y  Memory ← MBR  Which one of the following is a possible operation performed by this sequence?   a. Operand fetch
Memory ← MBR  Which one of the following is a possible operation performed by this sequence?   a. Operand fetch
Which one of the following is a possible operation performed by this sequence?  a. Operand fetch
<sup>O</sup> a. Operand fetch
○ b. Conditional branch
Conditional branch
C. Instruction fetch
<ul> <li>d. Initiation of interrupt service</li> </ul>
Question <b>3</b>
Complete
Mark 1.00 out of 1.00
When executing this program using Tomasulo's algorithm, Find out last clock cycle
LD F2, 8(R3)
LD F4, 8(R3)
MULTD F10, F2, F4
LD F6, 10(R3)
LD F8, 12(R3)
MULTD F12, F6, F8
ADDD F12, F10, F12
○ a. 25
b. 22
○ c. 24
O d. 19



O d. 0

Question **7**Complete
Mark 1.00 out of 1.00

Which memory is used during one of the five stages of instruction?



- a. Data
- b. Register
- o. None of the mentioned
- d. Instruction

Question **8**Complete

Mark 0.00 out of 1.00

Consider three-branch prediction schemes: predict not taken, predict taken, and dynamic prediction. Assume that they all have zero penalties when they predict correctly and two cycles when they are wrong. Assume that the average predicted accuracy of the dynamic predictor is 90%. Which predictor is the best choice for the following branches?

- a. None of the mentioned
- O b. A branch that is taken with 5% frequency
- oc. A branch that is taken with 95% frequency
- od. A branch that is taken with 70% frequency

Question **9**Complete

Mark 1.00 out of 1.00

The principle of pipelining is?


- a. Parallelism
- b. None of the mentioned
- c. Overlapping
- Od. Serial

3(	Lab-Final Evaluation (20%): Attempt review
	Question 10 Complete Mark 0.00 out of 1.00
	For the load and store operation
	a. Effective address is calculated at 3rd stage of the pipeline
	<ul> <li>b. Effective address is calculated between 4th and 5th stage of the pipeline</li> </ul>
	o c. Effective address is calculated at 4th stage of the pipeline
	O d. Effective address is calculated between 3rd and 4th stage of the pipeline
	Question 11 Complete Mark 1.00 out of 1.00
	Which one of the following addressing modes cannot be meaningfully used for the destination operand of an ADD instruction?
	<ul><li>a. Indexed</li></ul>
	O b. Immediate
	○ c. Indirect
	O d. Direct
	Question 12 Complete
	Mark 1.00 out of 1.00
	In the J-type instructions of MIPS
	a. Both operands are not available in the register bank
	<ul> <li>b. One operand is provided as a part of the instruction and other operand need to be fetched from memory</li> </ul>
	○ c. Both the operands are available in the register bank
	Od. One operand is provided as a part of the instruction and other operand need to be get from accumulator

Question **13**Complete

Mark 0.00 out of 1.00

## Which type of datapath architecture is given in the following



- a. With Load instruction
- b. I-type of instruction
- o c. None of the mentioned
- d. R-type of instruction

Question 14 Complete Mark 0.00 out of 1.00
Consider the following code segment:
Load R1,Loc1; Load R1 from memory location Loc1
Load R2, Loc2; Load R2 from memory location Loc2
Add R1, R2, R1; Add R1 and R2 and save the result in R1
Dec R2; Decrement R2
Dec R1; Decrement R1
Mpy R1,R2, R3; Multiply R1 and R2 and store in R3
Store R3, Loc3; Store r3 in Memory Location Loc3
What is the number of cycles needed to execute the above code segment assuming each instruction takes one cycle to execute?
○ a. 14
O b. 7
O c. 10
d. 13
Question 15 Complete
Mark 1.00 out of 1.00
What is ISA?
a. Interface between hardware and sensors
○ b. Interface between hardware and RAM
c. Interface between hardware and software
d. Interface between hardware and DMA
a r. 16
Question 16 Complete
Question 16 Complete Mark 1.00 out of 1.00
Complete
Complete
Complete Mark 1.00 out of 1.00
Complete  Mark 1.00 out of 1.00  How many binary digits are required to show the IEEE 754 binary representation of the number -0.75 base 10 in single precision?
Complete Mark 1.00 out of 1.00  How many binary digits are required to show the IEEE 754 binary representation of the number -0.75 base 10 in single precision?  a. 28
Complete Mark 1.00 out of 1.00  How many binary digits are required to show the IEEE 754 binary representation of the number -0.75 base 10 in single precision?  a. 28  b. 30

30/2021	Lab-FInal Evaluation (20%): Attempt review
Question 17	
Complete	
Mark 1.00 out of 1.00	
Pipeline performance is measured by?	
a. Ripple factor	
○ b. K-Factor	
c. Speed up factor	
O d. QE factor	
Question 18	
Complete  Mark 0.00 out of 1.00	
When executing this program using Tomasulo's	algorithm, Find out the last clock cycle
LD F1, 7(R2)	
LD F3, 7(R2)	
MULTD F9, F1, F3	
LD F5, 9(R2)	
LD F7, 11(R2)	
MULTD F11, F5, F7	
ADDD F11, F9, F11	
LD F9, 11(R2)	
ADDD F11, F11, F9	
O a. 22	
O b. 23	
c. None of the mentioned	
O d. 21	

0/2021	Lab-FInal Evaluation (20%): Attempt review
Question 19	
Complete	
Mark 1.00 out of 1.00	
pipelining. When an appli	tion pipeline, where all stages are perfectly balanced. Assume that there is no cycle-time overhead of cation is executing on this 6-stage pipeline, the speedup achieved with respect to non-pipelined structions incur 2 pipeline stall cycles is?
○ a. 6	
O b. 4	
O d. 7	
Question <b>20</b>	
Complete	
Mark 0.00 out of 1.00	
Register renaming is used in	n?
a. Pipeline Forwarding	technique
O b. DRAM memory	
o c. Loop unrolling	
O d. Virtual memory	

Question 21
Complete
Mark 1.00 out of 1.00


For computers based on three-address instruction formats, each address field can be used to specify which of the following:

- S1: A memory operand
- S2: A processor register
- S3: An implied accumulator register
- a. Only S2 and S3
- b. Either S2 or S3
- O C. S1, S2 and S3
- d. Either S1 or S2

Question **22**Complete

Mark 1.00 out of 1.00

Which type of hazards represents the given figure given below?



- a. Data hazard
- b. Structural
- o c. None of the mentioned
- d. Control

Question 23	
Complete	
Mark 1.00 out of 1.00	
Booth's algorithm is used for?	
a. Octal multipication	
b. Decimal multipication	
c. Binary multipication	
d. String multipication	
Question 24 Complete	
Mark 0.00 out of 1.00	
Match the following	
X. Indirect Addressing I. Array implementation	
Y. Indexed Addressing II. Writing re-locatable code	
Z. Base Register Addressing III. Passing array as parameter	
a. (X, I) (Y, III) (Z, II)	
O b	
○ b. (x, III) (Y, II) (Z, I)	
○ c. (X, III) (Y, I) (Z, II)	
<sup>◎</sup> <sup>d.</sup> (X, II) (Y, III) (Z, I)	
Question 25	
Complete	
Mark 1.00 out of 1.00	
When an instruction is required to be brought from memory to CPU, on which one of the following busses is it fetched?	
a. Control bus	
b. Address bus	
c. Peripheral bus	
d. Data bus	
w u. Data bus	

■ Lab-9 and Lab-10 Evaluation

Jump to...

Dashboard / My cou	urses / CS268 / Lab-7 and Lab-8 Evaluation / Lab-7 and Lab-8 Evaluation
Started on	Wednesday, 7 April 2021, 1:35 PM
	Finished
-	Wednesday, 7 April 2021, 1:50 PM
	14 mins 53 secs
	20.00/25.00 <b>8.00</b> out of 10.00 ( <b>80</b> %)
0.000	
Question 1	
Complete  Mark 1.00 out of 1.00	
Iviark 1.00 out of 1.00	
The contention for	the usage of a hardware device is called
<ul><li>a. Stalk</li></ul>	
<ul><li>b. Optimized c</li></ul>	ompilers
b. Optimized c	ompilers
oc. Deadlock	
<ul><li>d. Structural ha</li></ul>	azard
Question <b>2</b>	
Complete	
Mark 0.00 out of 1.00	
occurs w	hen an instruction depends on the result of a previous instruction. But it's result is not yet available.
a. Data Hazard	S
b. None of the	mentioned
oc. Structural Ha	nzards
<ul><li>d. Control Haz</li></ul>	ards
Question <b>3</b>	
Complete	
Mark 1.00 out of 1.00	
The pipelining prod	tess is also known as
a. Assembly lin	e operation
o b. Superscalar	operation
oc. Dependency	y
od. Von Neuma	nn cycle

Question 4
Complete  Mark 1.00 out of 1.00
Mark 1.00 out of 1.00
Which of the following is not a pipeline conflict?
a. Data Dependency
<ul><li>b. Timing variation</li></ul>
c. Load balancing
○ d. Branching
U. Branching
Question <b>5</b>
Complete
Mark 1.00 out of 1.00
The periods of time when the unit is idle is called as
a. Hazards
<ul><li>b. Bubbles</li></ul>
O. Buddies
<ul><li>c. Both Stalls and Bubbles</li></ul>
○ d. Stalls
Question <b>6</b>
Complete
Mark 0.00 out of 1.00
The control signals to read instruction memory and to write the PC are always asserted, so there is nothing special to control in this pipeline
stage.
a. Instruction fetch
b. Memory access
Memory access
Memory access
○ c. Write back
○ d. decoding

```
Question 7
Complete
Mark 0.00 out of 1.00
```

```
The error in the following code is:
 Code:
 main()
 {
 cycles = 0;
 for (i = 1 to the number of instructions);
 for (j = 1 to instructions[i]);
 cycles = cycles - 1;
 }
 output results (cycles * cycle length);
  a. cycles = cycles - 1;
  \bigcirc b. for (i = 1 to the number of instructions);
  \circ c. for (j = 1 to instructions[i]);
   d. output results (cycles * cycle length);
Question {\bf 8}
Complete
Mark 1.00 out of 1.00
 An important compiler technique to get more performance from loops is ____

    a. Data transfer instruction

  o b. latency
   O c. CPI
```

d. loop unrolling

Question <b>9</b> Complete
Mark 1.00 out of 1.00
Pipelining is a technique that exploitsamong the instructions in a sequential instruction stream.
a. Dynamic branch prediction
b. single instruction
o c. multiple instruction
d. Parallelism
Question 10 Complete
Mark 1.00 out of 1.00
The stalling of the processor due to the unavailability of the instructions is called as
a. Control hazard
○ b. Structural hazard
○ c. None of the mentioned
○ d. Input hazard
Question 11
Complete  Mark 1.00 out of 1.00
The time lost due to the branch instruction is often referred to as
a. Branch penalty
O b. Delay
○ c. Deadlock
O d. Latency

Question 12
Complete  Mark 1.00 out of 1.00
Number of clock cycles between a load instruction and an instruction that can use the result of the load without stalling the pipeline
<ul><li>a. latency</li></ul>
○ b. Efficiency
○ c. Gain of instruction
○ d. Throughput
Question 13 Complete
Mark 1.00 out of 1.00
The stage, which places the result back into the register file in the middle of the datapath
<ul><li>a. decoding</li></ul>
○ b. Instruction fetch
○ c. Memory access
d. Write back
Question 14
Complete  Mark 0.00 out of 1.00
hazards caused by access of memory (resources) by two segments at the same time.
<ul><li>a. None of the mentioned</li></ul>
○ b. Data hazards
○ c. Structural hazards
○ d. Control hazards

0/2021	Lab-7 and Lab-8 Evaluation: Attempt review
Question <b>15</b>	
Complete	
Mark 1.00 out of 1.00	
A is a small memory indexed by the lower	portion of the address of the branch instruction.
<ul><li>a. Branch prediction buffer</li></ul>	
<ul> <li>b. Dynamic branch prediction</li> </ul>	
C. prediction branch	
O d. <b>Dynamic branch</b>	
Question 16	
Complete	
Mark 1.00 out of 1.00	
How many types of pipelining exist?	
a. 2	
O b. 5	
○ c. 3	
O d. 4	
Question 17	
Complete	
Mark 1.00 out of 1.00	
in loop Unrolling with Scheduling Select the rig	ght option.
a. All of the mentioned	
O b. Determine the loads and stores that can b	e interchanged in the unrolled loop
o c. Use different registers to avoid unnecessary	/ constraints
O d. Identify that loop iterations are independe	nt

. 10
Question 18 Complete
Mark 1.00 out of 1.00
For software pipeline. Select the right option.
a. Less memory space is required
O b Chood is high
<ul><li>b. Speed is high</li></ul>
c. All of the mentioned
d. Independent instructions can be part of pipeline loop body
Question 19
Complete
Mark 1.00 out of 1.00
The situation wherein the data of operands are not available is called
○ a. Stock
○ b. Deadlock
○ c. Structural hazard
Question 20
Complete
Mark 1.00 out of 1.00
Which of the following is an advantage of pipelining?
a. Pipelining increases the overall performance of CPU
b. Faster ALU can be designed with pipelining
o c. Instruction throughput increases
d. All of the mentioned

_	0.202 · 200 · 2 200 · 2 200 · 200 ·
	Question 21 Complete
	Mark 1.00 out of 1.00
	have been developed specifically for pipelined systems.
	a. None of the mentioned
	○ b. Speed up utilities
	○ c. Utility software
	d. Optimizing compilers
	Question 22
	Complete  Mark 1.00 out of 1.00
	A is a cycle in the pipeline without new input.
	○ a. CPI
	○ b. latency
	⊚ c. stall
	○ d. forwarding
	Question 23
	Complete
	Mark 1.00 out of 1.00
	Any condition that causes a processor to stall is called as
	○ a. System error
	<ul><li>b. Hazard</li></ul>
	○ c. None of the mentioned
	○ d. Page fault

10/2021	Lab-7 and Lab-0 Evaluation. Attempt review
Question <b>24</b>	
Complete	
Mark 1.00 out of 1.00	
In the Arithmetic pig	peline, the floating-point addition and subtraction are done in parts.
	<u> </u>
a. 4	
O b. 2	
O c. 5	
O d. 3	
<u> </u>	
Question <b>25</b>	
Complete	
Mark 0.00 out of 1.00	
For the program of	ton below the number of stelle year ived ofter the gode transformed by the smoot semailar are
MIPS Code:	en below the number of stalls required after the code transformed by the smart compiler are
1. LW R2, 0(R4)	
2. LW R5, 4(R4)	
3. ADD R1, R2, R3	
a. One	
O b. Two	
o c. Three	
O d. Zero	
■ Lab-5 and Lab-6	i Evaluation
Jump to	
	Lab 0 and Lab 10 Evaluation >

Lab-9 and Lab-10 Evaluation ►

Dashboard / My courses / CS268 / Lab-5 and Lab-6 Evaluation / Lab-5 and Lab-6 Evaluation		
Started on	Wednesday, 10 March 2021, 1:40 PM	
State	Finished	
Completed on	Wednesday, 10 March 2021, 1:50 PM	
Time taken	9 mins 58 secs	
Question 1		
Complete		
Marked out of 1.00		
Ratio of CPU clock cycles for a program to the clock time is  a. CPU time  b. UPI  c. CPI		
o d. Instruction	count	
Question <b>2</b>		
Complete		
Marked out of 1.00		

How many bits are in the (1,3) branch predictor with 2K entries?

- a. 4K
- O b. 5K
- O c. 12K
- O d. 1K

Question <b>3</b>
Complete
Marked out of 1.00
What is the decimal value of this 32-bit two's complement number? (1111 1111 1111 1111 1111 1111 1110) base2
a. (-9)base10
○ b. (-8)base10
○ c. (-6)base10
○ d. <b>(-4)base10</b>
Question 4
Complete  Marked out of 1.00
Consider two instructions m and n, with m preceding n in program order. The possible data hazards are, n tries to read a source before m writes it, so n incorrectly gets the old value.
a. WAR b. RAR c. RAW d. WAW
<ul> <li>a. WAR</li> <li>b. RAR</li> <li>c. RAW</li> <li>d. WAW</li> </ul>
<ul><li>a. WAR</li><li>b. RAR</li><li>■ c. RAW</li></ul>
<ul> <li>a. WAR</li> <li>b. RAR</li> <li>c. RAW</li> <li>d. WAW</li> </ul> Question 5

O b. 3

O c. 4.8

O d. 3.8

Question 6
Complete  Marked out of 1.00
A micro control unit is required to generate a total of 25 control signals. Assume that during any microinstruction at most two control signals are active minimum no of bits required in the control word to generate the control signal will be
O a. 12
○ c. 2.5
O d. 2
Question <b>7</b>
Complete Marked out of 1.00
Which of the following is not a valid segment of four-stage instruction pipeline?
O a. <b>DA</b>
O b. <b>DO</b>
○ c. <b>EX</b>
d. FI
Question <b>8</b>
Complete  Marked out of 1.00
hazards are present only in pipelines that write in more than one pipe stage or allow instruction to proceed even when a previous instruction is stalled.
a. RAW
○ b. WAR
○ c. WAW
O d. RAR

30/2021	Lab-5 and Lab-6 Evaluation: Attempt review
Question <b>9</b>	
Complete	
Marked out of 1.00	
	ing the memory system for the next version of a processor. IF the current version of the processor processing memory references, by how much must the architect speed up the memory system to 1.2?
O a. 1.07	
b. 1.01	
O c. 1.71	
O d. 1.51	
Question <b>10</b> Complete Marked out of 1.00	
Which of the following is an according to a control of the following is an according to the control of the following is an according to the following to the	dvantage of pipelining?  overall performance of the CPU.
b. All of the mentioned	
C. Instruction throughput	ncreases.
<sup>O</sup> d. Faster ALU can be desig	ned when pipelining is used.

0/2021	Lab-5 and Lab-6 Evaluation: Attempt review
Question 11	
Complete	
Marked out of 1.00	
	predictor that has a total of 24K bits in the prediction buffer?
a. 3K	
O b. 4K	
○ c. 2K	
O d. 1K	
Question 12	
Complete  Marked out of 1.00	
	ition of instructions and improve performance. This potential overlap among
○ b. Loop-Level Parallelism	
○ c. instruction-level parallelism	
Od. Data-Level Parallelism	

Question 13 Complete
Marked out of 1.00
A non-pipeline system takes 50 ns to process a task. The same task can be processed in a six-segment pipeline with a clock cycle of 10 ns. Determine the speedup ratio of the pipeline for 100 tasks.
<sup>®</sup> a. 100/21
○ b. <b>4/21</b>
<sup>○</sup> <sup>C.</sup> 21/4
<sup>O</sup> d. <b>21/100</b>
44
Question 14 Complete
Marked out of 1.00
Consider two instructions m and n, with m preceding n in program order. The possible data hazards are, n tries to write a destination before it is read by m, so m incorrectly gets the new value.
a. RAW
O b. WAR
○ c. WAW
○ d. <b>RAR</b>

Question 15
Complete  Marked out of 1.00
Computer A has an Instruction count of 20 billion, a Clock rate of 8 GHz, and CPI of 1 then what is MIPS.
○ b. 2K
○ c. 7K
O d. 8K
Question 16
Complete
Marked out of 1.00
A non-pipeline system takes 50 ns to process a task. The same task can be processed in a six-segment pipeline with a clock cycle of 10 ns. What is the maximum speedup that can be achieved for 100 tasks?
○ b. 6
O c. 5
O d. 7
Question 17
Complete  Marked out of 1.00
Marked out of 1.00
Suppose we have two implementations of the same instruction set architecture. Computer A has a clock cycle time of 500 ps and a
CPI of 1.2 for some programs, and computer B has a clock cycle time of 250 ps and a CPI of 2.0 for the same program. Which
computer is faster for this program and by how much?
a. Computer B is 1.2 times as fast as computer A
○ b. Computer A is 2 times as fast as computer B
○ c. Computer A is 1.2 times as fast as computer B
Od. Computer B is 2 times as fast as computer A

0/2021	Lab-5 and Lab-6 Evaluation: Attempt review
Question 18	
Complete	
Marked out of 1.00	
Find the correct sequence to p	perform any instruction in four-stage pipelining.
<sup>a.</sup> DA, FI, EX, FO	
b. FI, DA, EX, FO	
C. FI, DA, FO, EX	
od. FI, FO, DA, EX	
Question 19	
Complete	
Marked out of 1.00	

- a. 1
- O b. 2
- © c. 1.5
- O d. 3

Question <b>20</b>	
Complete	
Marked out of 1.00	

In the arithmetic pipeline, consider the first number's exponent is 4 and the second number's exponent is 6. Which exponent will be selected after comparing both?

- O a. 2
- O b. 4
- O c. 6
- d. 10

■ Lab 3 and Lab 4 online test

Jump to...

Lab-7 and Lab-8 Evaluation ►

<u>Dashboard</u> / My courses / <u>CS268</u> / <u>Lab-3 and Lab-4 Evaluation</u> / <u>Lab 3 and Lab 4 online test</u>		
64. 4. 1	Wednesday 10 February 2021 1440 DM	
Started on State	Wednesday, 10 February 2021, 1:40 PM Finished	
	Wednesday, 10 February 2021, 1:48 PM	
	7 mins 59 secs	
	<b>6.00</b> out of 10.00 ( <b>60</b> %)	
Question <b>1</b> Complete		
Mark 1.00 out of 1.00		
What will be the rig	ght shift of 01111111 after 8 cycles?	
O b. 0000001		
O c. 11111111		
d. None of the	mentioned	
Question <b>2</b> Complete Mark 1.00 out of 1.00		
If LSB bit of Q and	$Q_{ ext{-}1}$ are equal then the operation performed by the Booth's algorithm is	
a. AC =AC +M		
b. None of the	mentioned	
c. Shift right		
O d. AC =AC - M		
Question <b>3</b> Complete Mark 1.00 out of 1.00		
What is the three ti	mes shift right of the binary stream 0 1 0 1 1 1 1 0 1?	
O a. 0 0 1 0 1 1 1	101	
O b. 0 1 0 1 1 1 1	0 1	
O c. 1 1 0 1 1 1 1	0 1	
d. None of the	mentioned	

Question 4 Complete
Mark 1.00 out of 1.00
A 16-bit ripple carry adder is realized using 16 identical full adders. The carry propagation delay of each full adder is 12 ns and the sum propagation delay of each full adder is 15 ns. The worst case delay of this 16 bit adder will be?
○ a. 192 ns
○ b. 190 ns
c. None of the mentioned
O d. 193 ns
Question <b>5</b>
Complete
Mark 0.00 out of 1.00
Walk 0.00 Out of 1.00
Ripple carry adder is ?
a. Parallel adder
b. Sum and carry are parallel available
○ c. None of the mentioned
O d. Serial adder
Question 6 Complete
Mark 1.00 out of 1.00
INIGIN 1.00 OUT OF 1.00
The Ripple carry adder is designed and fabricated based on
a. None of the mentioned
O b. V Technology
○ c. R technology
O d. L Technology

Question <b>7</b> Complete
Mark 0.00 out of 1.00
The parallel multipliers like radix 2 and radix 4 modified booth multiplier does the computations using  a. More adders and lesser iterative steps  b. lesser adders and more iterative steps  c. lesser adders and lesser iterative steps  d. more adders and more iterative steps
Mark 0.00 out of 1.00
The program given below
Begin  Condition:  1. If Qn and Qn+1 are same i.e. 00 or 11 perform arithmetic shift by 1 bit.  2. If Qn Qn+1 = 10 do A= A + BR and perform arithmetic shift by 1 bit.  3. If Qn Qn+1 = 01 do A= A - BR and perform arithmetic shift by 2 bit.
End
<ul> <li>a. Condition 1 not true</li> </ul>
b. None of the mentioned
© c. Condition 2 not true
O d. Condition 3 is True
Question 9 Complete Mark 1.00 out of 1.00
What is the arithmetic shift right operation after the 3nd cycle for the following binary stream 1 0 0 1 0 0 1 1 0 ?
O a. 1 1 0 1 0 0 1 1 0
○ b.100100110
c. None of the mentioned
Od.0000100110

Question 10	
Complete	
Mark 0.00 out of 1.00	

Multiple full adder circuits can be cascaded in parallel to add an N-bit number. For an N- bit parallel adder, there must be N number of full adder circuits. A ripple carry adder is a logic circuit in which the carry-out of each full adder is

- a. N-1 Adder output
- b. N-2 Adder output
- oc. N-3 Adder output
- d. None of the mentioned

## Announcements

Jump to...

Lab-5 and Lab-6 Evaluation ►