Dashboard / Course	s / Winter 2021-22 / BTech Semester 4 / CS268 / Assignment 1-18-02-2022 / Assignment 1-18-02-2022
Started on	Friday, 18 February 2022, 1:40 PM
State	Finished
Completed on	Friday, 18 February 2022, 1:47 PM
Time taken	6 mins 36 secs
Marks	5.00/7.00
Grade	<b>7.14</b> out of 10.00 ( <b>71</b> %)
Question 1	
Complete	
Mark 0.00 out of 1.00	
	n have an immediate operand in addition to two register operands. Assuming that the immediate operand is an what is the maximum value of the immediate operand?  mentioned
Question <b>2</b> Complete Mark 1.00 out of 1.00	
register sp  a. Memory an  b. Instruction  c. data and ins  d. instruction	and instruction

Question <b>3</b> Complete	
Mark 1.00 out of	00
Mark 1.00 out of	
The compo	ents to design the data path architecture ?
a. Cont	ol unit and MUX
b. ALU,	MUX, Registres
C. None	of the mentioned
O d. ALU,	Control unit, program counter
Question <b>4</b>	
Complete	
Mark 0.00 out of	.00
Which unit	is responsible for directing the operations of computer arithmetic and logical unit?
	ol Unit
a. Cont	ol Unit plexer
<ul><li>a. Cont</li><li>b. Mult</li><li>c. ALU</li></ul>	ol Unit plexer
a. Cont b. Mult c. ALU d. Prog	ol Unit olexer y itself
a. Cont b. Mult c. ALU d. Prog	ol Unit plexer  y itself am Counter
a. Cont b. Mult c. ALU d. Prog	ol Unit plexer  y itself am Counter
a. Cont b. Mult c. ALU d. Prog	ol Unit plexer  y itself am Counter
a. Cont b. Mult c. ALU d. Prog	ol Unit plexer  y itself am Counter
a. Cont b. Mult c. ALU d. Prog  Question 5  Complete  Mark 1.00 out of	ol Unit plexer  y itself am Counter  .00  on register is the part of a CPU's control unit that holds the currently being executed action
a. Cont b. Mult c. ALU d. Prog  Question 5  Complete  Mark 1.00 out of  An instruct a. instr	ol Unit plexer  y itself am Counter  .00  on register is the part of a CPU's control unit that holds the currently being executed action

Question
Complete  Mark 1.00 out of 1.00
Mark 1.00 out of 1.00
Consider the following data path of a cpu:  MAR MDR PC IR GPRS  ALU
In the above data path size of bus, ALU and all registers are equal. All operations including incrementation of the PC and the GPRs are to be carried out in the ALU.
Two clock cycles are needed for memory read operation- one is for loading address in MAR and one for loading data from memory but into MDR.
The instruction "call Rn,sub" is a two word instruction. Assume that program counter is incremented during the fetch cycle of the first word of the instruction, it's register transfer interpretation is
Rn <= PC + 1;
PC <= M[PC];
The no. of minimum number of CPU clock cycles required in the execution cycle of this instruction?
○ b. 1 ○ c. 4
O d. 2
Question <b>7</b>
Complete
Mark 1.00 out of 1.00
In a system, which has 32 registers the register id is long?
○ a. 4 bit
<ul><li>b. 5 bit</li></ul>
○ c. 6 bit
O d. 16 bit
Jump to
zump to