## Digital Engineering Project Task 1

Y3890959 Y3878784

28th February 2023

Project Task 1 Y3890959, Y3878784

## Task 2: Clock domain crossing using dual-clock FIFOs

## 1 - Description of FSMs

## SOURCE\_CTRL FSM




Figure 1: SOURCE\_CTRL FSM state graph

The FSM starts at IDLE state, where all internal signals will reset and the LEDs are off. When the 'en' pushbutton is pressed and the output logic FSM has completed (FROM\_SOURCE goes low) the state goes to COMP where the outputs are computed. As soon as 'en' is toggled, when the FSM is still in IDLE, the values of the SWITCHES is stored in a register 'LIMT\_REG'. In the COMP state, the 'LIMT\_CNT' is enabled and counts, 'EN\_SOURCE' also goes high so the outputs are computed, and the 'FIFO\_WR\_EN' goes high so the values are stored.

Digital Engineering 1