
PARAMETERIZED BRAM



Verilog code:

```
reg [DATA_WIDTH-1:0] mem [0:(1<<ADDR_WIDTH)-1];
always @(posedge clk) begin
  if (en) begin
  if (we)
    mem[addr] <= din;
  dout <= mem[addr];
  end
end</pre>
```

endmodule

