2-BIT COUNTER

Verilog Code:

```
module counter(input clk,reset,output reg[1:0]count );
always@(posedge clk)
  begin
if(reset)
  count <= 2'b00;
else
  count <= count+1;
  end</pre>
```




Figure 1 rtl_schematic




Figure 2 synthesis_schematic




Figure 3 waveform

LUT'S:

