
PRIORITY ENCODER



			Outputs								
	D_7	D ₆	D_5	D_0	Q ₂ Q ₁ Q ₀						
-	0	0	0	0	0	0	0	1	0	0	0
	0	0	0	0	0	0	1	X	0	0	1
	0	0	0	0	0	1	X	X	0	1	0
	0	0	0	0	1	х	X	X	0	1	1
	0	0	0	1	х	х	X	X	1	0	0
	0	0	1	x	X	X	х	X	1	0	1
	0	1	Х	Х	х	х	х	X	1	1	0
	1	х	X	X	X	X	Х	X	1	1	1

X = dont care

Verilog code:

```
module pr_encoder(
    input [7:0] D,
    output reg [2:0] y
);

always @(D) begin
    casex(D)
    8'b00000001: y = 3'b000;
    8'b0000001x: y = 3'b001;
8'b000001xx: y = 3'b010;
```

```
8'b00001xxx: y = 3'b011;

8'b0001xxxx: y = 3'b100;

8'b001xxxxx: y = 3'b101;

8'b01xxxxxx: y = 3'b110;

8'b1xxxxxxx: y = 3'b111;

default : y = 3'bxxx;

endcase
```

endmodule

		36.883 ns												
Name	Value	0.000 ns	10.000 ns	20.000 ns	30.000 n	3	40.000 ns	50.000 ns	60.000 ns	70.000 ns	80.000 ns	90.000 ns	100.000 ns	110.000 ns
> ♥ D[7:0]	08	01	02	04	08		10	20	40	80	eO	24	00	
> ♥ y[2:0]	3	0	1	2	3		4	5	б		7	5	X	
> ♥ i[31:0]	00000003	00000000	00000001	00000002	000000003		00000004	00000005	00000006	00000007		00000008		




Figure 1 rtl schematic




Figure 2 synthesis schematic

LUT'S:

