
D- FF WIT AND GATE AS INPUT


Verilog code:

endmodule

```
module\ d\_ff\_with\_and\ (
  input clk,
  input rst,
  input a,
  input b,
  output reg q
);
  wire d;
  assign d = a \& b;
  always @(posedge clk or posedge rst) begin
    if (rst)
      q <= 0;
    else
       q \le d;
  end
```

D Flip-Flop with AND gate as input








Figure 1 synthesis_schematic

