
Negative edge detector

Verilog code:

```
module neg_edge_detector_gate(
  input clk,
 input reset,
 input a,
 output exp_out
);
  reg q1;
  wire not_a;
  assign not_a = ~a;
  assign exp_out = not_a & q1;
  always @(posedge clk or posedge reset) begin
    if (reset)
      q1 <= 0;
    else
      q1 <= a;
  end
```

endmodule






Figure 1 synthesis schematic




Figure 2 rtl schemaic

Cell Properties

exp_out_OBUF_inst_i_1

11	10	O=I0 & !I1
0	0	0
0	1	1
1	0	0
1	1	0

Figure 3 lut