

2-BIT COUNTER

Verilog Code:

```
module counter(input clk,reset,output reg[1:0]count );
always@(posedge clk)
begin
if(reset)
count <= 2'b00;
else
count <= count+1;
end
endmodule
```




Figure 1 rtl_schematic




Figure 2 synthesis_schematic




Figure 3 waveform

LUT'S:

Cell Properties

count[0]_i_1

I1

I0

O=I10 & I11

0	0	1
0	1	0
1	0	0
1	1	0

Edit LUT Equation...

General

Properties

Power

Nets

Cell Pins

Truth Table

Project Summary

Device

counter.v

counter_tb.v

Schematic

9 Cells

4 I/O Ports

13 Nets

Cell Properties

count[1]_i_1

I2

I1

I0

O=I0 & I11 & I12 + I10 & I1 & I12

0	0	0	0
0	0	1	1
0	1	0	1
0	1	1	0
1	0	0	0
1	0	1	0
1	1	0	0
1	1	1	0

Edit LUT Equation...

General

Properties

Power

Nets

Cell Pins

Truth Table

Project Summary

Device

counter.v

counter_tb.v

Schematic

9 Cells

4 I/O Ports

13 Nets