## TWO BIT MULTIPLIER

## Design:




Figure 1 2bit multiplier

$\boldsymbol{x}_{\!\scriptscriptstyle{\mathrm{o}}}$	$\boldsymbol{\mathcal{X}}_{_{\! 1}}$	$\mathcal{X}_{_{\mathbf{z}}}$	$\mathcal{X}_{_{3}}$	$f_{\circ}$	$f_{_{1}}$	$f_{\scriptscriptstyle 2}$	$f_{\scriptscriptstyle 3}$
О	О	О	О	О	0	О	0
0	O	О	1	0	О	О	О
0	0	1	0	0	0	О	О
0	О	1	1	0	0	О	0
0	1	O	0	О	О	О	О
О	1	O	1	0	О	О	1
0	1	1	0	0	О	1	0
О	1	1	1	О	О	1	1
1	О	0	0	О	О	О	0
1	0	О	1	0	0	1	0
1	O	1	0	О	1	О	0
1	О	1	1	0	1	1	0
1	1	0	0	О	О	О	0
1	1	0	1	0	0	1	1
1	1	1	0	О	1	1	0
1	1	1	1	1	0	0	1

Figure 2 truthtable

## verilog code:

```
module HA(input a,b, output sum,cout );
  assign sum = a^b;
  assign cout = a&b;
  endmodule

module two_bit_mul(input a0,a1,b0,b1,output [3:0]y);
wire w1,w2,w3,c1;
and g1(w1,a1,b0);
and g2(w2,a0,b1);
and g3(y[0],a0,b0);
and g4(w3,a1,b1);
HA h1(w1,w2,y[1],c1);
HA h2(w3,c1,y[2],y[3]);
endmodule
```




Figure 3 waveforms




Figure 4synthesis schematic




Figure 5 rtl schematic

