

beq → branch if equal
 $rd = rs + rt$

M T W T F S S
Page No.: YOUVA
Date:

lw \$t1 \$222 32 (\$t0)

add 32 to the value in t0
go to that memory location get value to store

value → lower byte at lower address
→ " " higher address

memory

Byte Addressable Memory



2 # & (\$2 == \$3)
go to instruction 12

Comp
Architecture
Theory

memory address
format - 5 bits 00000 11111
bits

lw \$t1, var1
no. 1st var1 accessed in
direct mode
(reg/memory location code)
actual value

constant
offset / base - displacement:

array: word 2, 3, 4, 5, 6
add \$t0, \$t0, \$7

128 (\$3)

lw \$t1, array

lw \$t1, (\$t0)

lw \$t1, 4 (\$t0)

first element
of array second element
after array

Direct mode ADD R1, (R2) → Register R2 contains the address of
memory from where data is fetched
 $R1 \leftarrow R1 + M[R2]$

Direct Addressing mode → actual address given in instruction (word to
var1)
eg: lw \$t1, 400 / lw \$t1 var1

$breq \rightarrow$ branch if equal
 $rd = rs + rt$

M	T	W	T	F	S
Page No.:		Date:			YOUVA

$lw \$t1 \#32\ 32 (\$t0)$


add 32 to the value in $t0$

\rightarrow go to that memory location get value & store

little endian \rightarrow lower byte at lower address

Big endian \rightarrow " " higher address

Word Addressable memory



Byte Addressable Memory



$breq \$t2, \$t3, 12 \neq \& (\$t2 == \$t3)$

go to instruction 12

Addressing modes:

ways to specify an operand or memory addresses
if 32 registers then operand \rightarrow 5 bits 00000 to 11111

(i) Register Addressing mode: $lw \$t1, v0+1$
 of, rs, rt, rd, \dots (Register no.) \rightarrow var1 accessed in direct mode
(operand is present in the register) \rightarrow (reg/memory) location code actual values

(ii) Immediate Addressing mode: $lw \$t1, \$t0, \$t1$

add \$t0, \$t0, \$t1
bit in string of
offsets in register
instruction register
operand is directly provided as constant
 \rightarrow immediate addressing mode

(iii) Base (Base - addressed offset / Base - displacement):

array: .word 2, 3, 4, 5, 6

$lw \$t1, 12\$ (\$t0)$

$la \$t1, array$

$lw \$t1, \$t0$

$lw \$t1, 4 (\$t0)$

first element
of array second element
of array

(iv) PC relative addressing mode:

rel. $BEQ \#4, \$t1, 12$

A RTI

B ORI


(v) Register Indirect mode $ADD R1, (R2) \rightarrow$ Register R2 contains the address of memory from which data is fetched
 $R1 \leftarrow R2 + M[R2]$

(vi) Direct Addressing mode \rightarrow actual address given in instruction (used to access variables,
eg: $lw \$t0, 400$ / $lw \$t0 var1$)

Dataflow model \rightarrow instruction is fetched & executed when the operands are ready
 \rightarrow no instruction pointer
 \rightarrow many executions at the same time
 (more parallel)

M T W T F S S
Page No.:
Date: YOUVAA

Von Neumann Architecture (Stored program) (both data & program stored in memory)




Registers: 8 bits / 16 bits, etc \rightarrow very fast

- | | |
|----------------------------------|-------------------|
| Memory | Address |
| 9096 x 16 | 000...0 |
| up to 1 word size
eff. 8 bits | 000...1 |
| Registers: | stored value from |
- i) Address Register (AR) (12) ($0 \text{ to } 2^{12}-1$)
 - ii) Data Register (16) ($0 \text{ to } 2^{16}-1$)
 - iii) Accumulator (intermediate data) (16) ($2^8 = 9096$)
 - iv) Program Counter (12) (stores address)
 - v) Instruction Register (16) (8000000000000000)

- Organizing Registers
- i) Single Register Organization: size depends on single accumulator / multiple accumulators
 with operand to register (eg. ADD Rd, Rs, Rt)
- ii) Temporary Registers (16)
- iii) Input Reg (9 bit) Output Reg (8 bit) independent
- iv) Single Accumulator Organization:
 eg. LDA A // Load in accumulator
 ADD B // AC \leftarrow AC + B
 Store X \leftarrow AC
 (for instruction X = A + B)
 (more instructions)

CU → data section (data part) + control section
 datapath → collection of registers, ALU and interconnecting buses

M	T	W	T	F	S	S
Page No.:	YOUVA					
Date:						



How Basic Computer Works:

PC → Address Register → Memory Unit → Data Registers
 load data from memory and store in register

Output Device ← Output Register ← Accumulator ← ALU
 Jump register

Types of Instructions		
Transfer Instruction	Data Manipulation	Program Control
↳ Move (copy)	Instruction	Instruction
↳ Load (memory to register)	↳ Arithmetic	↳ if else
→ Store (register to memory)	↳ Logical	↳ loop, for, while
→ Exchange	↳ Shift / conversion	(j, b) - jump, branch
→ input, output		beg, bdt, bgf
→ push, pop		(stop, call, return)

$$\text{Performance} = \frac{1}{\text{Execution time}}$$

$$\begin{aligned} \text{CPU Time} &= \text{CPU clock cycles} \times \text{Clock Cycle Time} \\ &= \frac{\text{CPU clock cycles}}{\text{clock rate}} \end{aligned}$$

$$= \frac{\text{Instruction Count} \times \text{Cycles per Instruction}}{\text{clock rate}}$$

$$\text{Overall Speedup} = \frac{1}{(1 - \frac{\text{frac enhancement}}{\text{Speedup ratio}}) + \frac{\text{frac enhancement}}{\text{Speedup ratio}}} \rightarrow \% \text{ of original execution time affected by enhancement}$$

Types of CPU organisation:

- i) Single Accumulator org. (Addres 10 bits) $\xrightarrow{1-1-1-1}$
- ii) General Register org. (multiple address of 3, 2) $\xrightarrow{(2^3-1)}$
 - ↳ no. of instructions reduces (multiple registers) (faster)
 - ↳ Instruction size increases, bus size increases $\xrightarrow{-2 \text{ to } 2^8-1}$

eg: ADD R₁, A, B
 ADD R₂, C, D $\rightarrow x = (A+B) \oplus (C+D)$
 MUL X, R₁, R₂ $\xrightarrow{2^4 \times 2^3}$

iii) Register Stack organisation (10 address)

Push : $SP \leftarrow SP + 1$; $M[SP] \leftarrow DR$
 Pop : $DR \leftarrow M[SP]$; $SP \leftarrow SP - 1$

Push a
 Push b
 add
 Push c
 Push d
 MUL


iv) Memory stack organisation (10 address)

Memory : word as stack (fast access)

same

Push : $SP \leftarrow SP - 1$; $M[SP] = DR$ (data register)

Pop : ~~SP ← SP + 1~~ $DR \leftarrow M[SP]$; $SP \leftarrow SP + 1$



more exponent bits \rightarrow wider range


more fraction bits \rightarrow more precision

$$\text{Value} = (-1)^E \times F \times 2^E \quad \rightarrow \text{Sign & magnitude representation}$$

(Exponent biased) $(-1)^E \times (1 + \text{fraction}) \times 2^E$ (Exponent = Biased)

for single precision format bias = 127

$$\begin{aligned} \text{Largest no. that can be represented} &= 2.0 \times 2^{128} \\ \text{Smallest} &= 2.0 \times 2^{-128} \end{aligned}$$



M	T	W	T	F	S	S
Page No.:						
Date:	YOUVA					

* Double precision format: 15 digits

1 bit 11 bits 52 bits

S E () D F

$$\text{eg. } -0.75 \quad \frac{1}{2+2}$$

binary = -0.11 fraction =
negative binary = 11 -1

$$\text{normal specific ratio} = -1.1 \times 2^{-1}$$

$$1 \ 0111110 \quad 100000 \quad (129 - 127) = 2$$

A hand-drawn graph on lined paper. The vertical axis has labels x^0 , x^1 , x^2 , x^3 , and x^4 . The horizontal axis has labels y^0 , y^1 , y^2 , y^3 , and y^4 . A blue curve starts at (x^0, y^0) and passes through (x^1, y^1) , (x^2, y^2) , (x^3, y^3) , and ends near (x^4, y^4) . Above the curve, the label "BFR 200000" is written diagonally. To the right of the curve, there are several points labeled with x and y coordinates: (x^0, y^1) , (x^1, y^2) , (x^2, y^3) , (x^3, y^4) , and (x^4, y^5) . Below the curve, there are points labeled i , j , k , and l .

ISA: agreed upon interface b/w software and hardware

→ what the software writer needs to know

- to write and debug system/programs
(e.g. add instruction)

e.g.: x86, MIPS (a RISC ISA) CS321

(Microprocessor without interlocked Pipeline stages)

Problem

Algorithms

Program

ISA

Microarchitecture


Circuits

Electrons

Microarchitecture

→ specific implementation of an ISA

- (e.g. adder implementation)



Early pipelined processors

i) Instruction fetch (PC → Instruction memory; PC = PC + 1)

ii) Decode / Register read (rs, rt, rd)

iii) Execute (ALU)

iv) Memory store result in memory)

v) Write back (data memory → register)

Instruction:

consists of :: opcode → operation to be performed

Operands → on which the operation performs

e.g. MIPS ISA: (three instruction encoding formats)

O	rs	rt	rd	shamt	funct	
6 bit	5 bit	5 bit	5 bit	6 bit	6 bit	R type
opcode	rs	rt	immediate			I type
6 bit	5 bit	5 bit	16 bit			S type

RISC

- simple instruction
- fixed length
- uniform decor
- few addressing modes
e.g.: `add, xor, multiply`

CISC


- complex instruction
- variable length
- non-uniform decor
- many addressing modes
e.g.: string copy, insert in string

- * MIPS is an example of RISC.

```

int A; // BSS
int B = 10; // data
main() {
    int Alocal; // stat
    int * p; // stack
    p = (int*) malloc(10); // heap
}

```



- * R-type : add, sub, and, or, slt
opcode : 000000

→ includes arithmetic & logic with all operands in registers - shift factor, jalr & jr

- I type : addi, subi, andi, ori, beq, bne, lw, sw, lui

→ includes load and store, branch instructions,
→ opcode except 000000, 00001X, 0100XX

- J type : j and jal

→ opcode : 00001X

→ requires a memory address to specify operand

- + Stack push : addi \$sp, \$sp, -4
sw \$ra, 0(\$sp)

// tocall for jal
// toreturn for jr

- pop : lw \$ra, 0(\$sp)
addi \$sp, \$sp, 4

BEQ \$r2,\$r3(12)
12 instruction previous
to PC (offset)
(relative to next
instruction)



HAVELLS

$$\text{lw } \$\text{dot} \quad \text{imm } (\$100) \\ (\$ \text{dot} \leftarrow M[\text{dotre} + \text{imm}])$$

M	T	W	T	F	S	S
Page No.:						YOUVA

- * Signed magnitude represent & 1st complement. → 2 zeros
- * $s_{ltu} = \$1, \$2, \$00$ if $(s_1 < 0)$ i.e. $s_1 = 1$
(true form: $s_1 = 11111=1$) (unsigned comparison)


* Ripple carry adder:

$$s_i = A_i \oplus B_i \oplus C_i$$

$$C_o = A_i B_i + A_i C_i + B_i C_i$$

Time taken per full adder = 2
total time = $2n$

* Carry look-ahead adder:



For n = 4, 2ⁿ = 16

so 2⁴ = 16

Post MidSem

M	T	W	T	F	S	S
Page No.:	YOUVA					
Date:						

$$\begin{array}{l} Sx = X \\ No = 0 \\ Op = 1 \end{array}$$

MIPS ISA

R	op _{und} 6bit	rs 5bit	rt 5bit	rd 5bit	shamt 5bit	funct 6bit
I	op _{val} 6bit	rs 5bit	rt 5bit	immediate		
J	op _{jmp} 6bit		immediate			

- i) R type : add \$t₀, \$t₁, \$t₂
 (rd) (rs) (rt)
 → perform operation on rs and rt and store the result back into register file (at location rd)



- ii) I type : a) lw \$t₀, 4(\$t₁)
 (rt) (rs)
 → compute memory address $\text{S}X[1[0,15]] + R[rs]$
 $(\text{sign extend to } 32 \text{ bit})$
 $R[rt] = M[X]$

- b) sw \$t₀, 4(\$t₁)
 $M[X] = R[rt]$

- ii) b) \$t₀, \$t₁, offset
 $\{ R[rt] = R[rs] \}$
 $PC = PC + 4 + SIZ[\text{S}X[0,15]] \rightarrow \text{branch target address}$
 \downarrow
 $\text{shift left } 2 \text{ (multiply by } 4\text{)}$

current address
 $PC + 4$

iii) j offset (Jump instructions)

$$PC \leftarrow PC[31 \dots 28] \parallel \underbrace{off}_{\text{part}} \times 4 \quad \underbrace{28 \dots 0}_{\text{bits}}$$

$$PC \leftarrow (PC+4)[31 \dots 28] \parallel \underbrace{SL[1[25,0]]}_{\text{offset}} \downarrow$$

shift left 2 (multiply by 4)

Single Cycle Design:

- fold, decode and execute all instructions combined in one clock cycle
- no resource sharing (separate IM and DM, 2 adders)
- Cycle time determined by slowest instruction (lw)

Overall Clock period:

$$\max \left\{ \begin{array}{l} R: t_r | t_{I1} + t_{R1} + t_A + t_M \\ SW: t_r | t_{I2} + t_{R2} + t_A + t_M \\ LW: t_r | t_{I3} + t_{R3} + t_A + t_M + t_R \\ BEQ: t_r + t_r | t_{I4} + t_{R4} | t_{R4} + t_A \\ J: t_r | t_{I5} \end{array} \right.$$

$$= \max \{ t_{I1} + t_{R1} + t_A + t_M | t_{I2} + t_{R2} + t_A + t_M | t_{I3} + t_{R3} + t_A + t_M + t_R | t_{I4} + t_{R4} + t_A | t_{R4} + t_A \}$$



Multicycle DataPath:

- diff instructions take diff no. of cycles (load → 5 cycles, jump → 3 cycles)
- each instruction broken into steps
- need only one memory → one memory access per cycle
- need only one ALU / adder → "ALU operating on" (extra registers & mux required)
- improved performance & resource sharing

* → Control signals for multiple datapath not only determined by bits of instruction

→ op code 6 bits tell what operation to be done but not what instruction cycle to be done next
 → FSM required

Control State Cycle :






→ Each box is a state : total 10 states \Rightarrow 4 bits required
 & 6 bits for OP
 \Rightarrow 10 bit (9+6) inputs to determine output (control signals)

* CPU Time = Instruction count \times Cycles per instruction \times Clock rate
 \hookrightarrow no. of cycles per second

Pipelined MIPS Processor

→ start the next instruction (eg sw) before the current one is completed (eg. i).
 (while decod. INSi, fetch INSi+1)



→ All stages work in parallel,



no resource can be shared by stages

→ Once pipeline is full, one instruction is completed every cycle
 $\Rightarrow CPI = 1$

$$\text{Speedup} = \frac{n \times K}{(n \times K - 1)} = \frac{\cancel{n}}{\cancel{n} \times K - 1} \xrightarrow{\text{timed by single cycle dec}} \frac{\text{" " " pipeline design}}{\text{" " " pipeline design}}$$

(total n instructions & K = time taken to complete one instruction (IM \rightarrow Reg \rightarrow ALU \rightarrow DM \rightarrow Reg))
 K = no. of subinstructions (eg. fetch, decod., etc.) in one instruction

eg: $K=5$
 or K = no. of cycles req. for the instruction (IM, Reg, ALU, DM, Reg)



IF → instruction fetch
 ID → " decode
 EX → execute
 mem → memory
 WB → write back to register

M	T	W	T	F	S
Page No.:					YOUVA


- main control generates control signals during reg / decode
- Control signals for Exec (ExtOp, ALUsrc) are valid 1 cycle later
- " " " Mem (MemRead, MemWd) " " " 2 " "
- " " " Wr (MemToReg, MemWr) " " " 3 " "

Pipeline Hazards:

- Structural Hazards → attempt to use the same resource by 2 diff instructions at same time (eg memory / Reg file)
 (sdn) → use separate IM and DM; for register file, do reads in 1st half, write in 2nd half.
- Data hazard → attempt to use data before its ready
 - add (\$t1), \$t0, \$t2
 - add \$t2, (\$t1), \$t2
 - source register for next instruction value yet not calculated
 - Read after write hazard
- Control hazard → attempting to make a decision about control flow before the condition has been evaluated & the new PC target address calculated.
 (eg conditional & unconditional branches / calls / returns)

(pg) Read after write (RAW):

add (\$t1)
 sub \$t4, (\$t1), \$t5
 and \$t6, (\$t1), \$t7
 or \$t8, (\$t1), \$t9
 xor \$t10, (\$t1), \$t11



→ solution
 (data forwarding)
 → hazard (data dependency)
 → no hazard
 (data ready)

↓
 clock edge that controls register writing

Solution to RAW hazard : i) stall (halt)
ii) Reordering
iii) forwarding

M W T F S
(2 cycles)

Page No.:

Date:

YOUVA

→ Similarly load use hazard

(dependencies backward in time cause hazards)

ex (1), f_1 , f_2

sw \$t1, \$t2

Even after forwarding one stall cycle required (halt)

→ Other data hazard :

add \$t1, \$t2 → ~~add \$t1, \$t2~~

sw \$t1

sw \$t1

sw \$t1

resolved by Data forwarding

Control Hazards :

Which destination to choose → $PC = PC + \delta + \text{Immediate}$

or $PC = PC + \delta$

Solution :

- i) stall → stop loading instructions until result is available
- ii) predict → ensure an outcome & continue fetching (undo if wrong)
- iii) Delay branch → instruction immediately following branch is always executed

03

M	T	W	T	F	S	S
Page No.:	YOUVA					
Date:						

- Microprocessor / Processor , ISA , Motherboard , Core, L1, L2, L3, GPU, threads , process , program, interrupt, bus
- User mode → Kernel mode to perform I/O operation.
- DMA → input directly from external device to memory (CPU not involved)
- Nachos Virtual OS / PINTOS / X6
- Thread → lightweight process
 - Process - a program in execution (program is static)
 - Each thread has its own stack, registers (process is dynamic) associated with it.
- Context switch of process much context switch of thread. so multithreaded performed, instead of single threaded process.
- Processors do not share resources well.
Threads share resources with code section, data section, 05 resources (but their own PC, registers, stack).
- 8 → A
16 → AX
32 → EAX
64 → RAX

20

M	T	W	T	F	S	S
Page No.:						YOUVA
Date:						

OS design :


- i) Monolithic
- ii) Layered
- iii) microkernel

→ Each process / job is internally represented by an OS by a process control block (PCB)

(contains process state (ready / running / waiting), PCB, registers, scheduling info, etc.)

→ Multi programming → Job 1 → Job 2 → Job 3

Multitasking → job switched frequently → one process running at a time




→ Job Queue Ready Queue
long-term scheduler Short term scheduler (CPU scheduler)
(user → memory) (memory → CPU)

medium term scheduler → swaps process in execution (not swapped)
which can later be reintroduced

→ Context switches → save state into PCB & then reload

→ Process creates another process. (may obtain resources from parent (parent) / child) or from OS
(parent → 1st process created) & all other child



process remains in CPU until terminated / switches to waiting state.

→ Prumption → focus can go from runway (leave from
run) to ready gear

$$\text{Andahl's law : } \frac{\text{Max speedage}}{S} = \frac{1}{1-p}$$

where p = parallel portion

$$S = \frac{1 - \text{fraction enhanced}}{1 - fe + (\frac{fe}{f_0})} \quad \text{where } f = f_0$$

→ Threads share code section, but have own copy to prevent data section for OS resources (open files, signals) with per-thread (no protection for threads)

Up separate PC, registers and stack space

→ In multicore CPU, multiple threads / processes can run in parallel

In single core CPU, one process running at a time but concurrent (but parallel logical parallelism) through time sharing.

\rightarrow User mode system interrupt exception, etc. Kernel mode (mod bit = 1)

(protected instruction can only be executed in low mode)

- Interrupt → asynchronous, caused by external device
- Exception → synchronous, unexpected problem with instruction
- Trap → synchronous, intended transition to OS due to instruction

→ Exception (cause):

hardware interrupt, system call, divide by 0, undefined instruction, arithmetic overflow.

→ System calls:

fork(), vfork(), execve(), exit()
 (read(), write(), replace a file)
 (child proc) (void for child to terminate) (process image)

open(), close(), read(fd, offset, nbytes), write()
 ioctl(), select()

printf() in C calls write() system call

→ Booting:

- address of 1st instruction is fixed (or F0M)
- loads the BIOS (Basic I/O system)
- BIOS performs POST (power on self test) 1st physical sector
- BIOS loads MBR from boot device (floppy disk / hard disk)
- BIOS loads the OS loader (e.g. LILO, GRUB)
- The second stage loader loads the kernel image
- starts the kernel mode
- Tamps table OS entry point


- [FCB]: data str. to keep track of process's state identified by PID
- Process consists of i) address space (code + static data, heap data + stack)
- ii) CPU state (PC, stack pointer, other registers)
- iii) OS resources (open files, network connections, etc.)

PCB contains all this + parent PID, execution state (ready, running, etc.), User ID, group ID, scheduling priority, accounting info, pointers for state queues (ready queue / waiting queue etc.)

- [Context switch]:
- Job 1 executing → interrupt (sys call), save state of Job 1, switch to PCB of Job 2 (registers, SP, PC)
- Job 2 executing ← load SP, register PC from Job 1's PCB and resume it

[Creating Process] :

- fork() system call used to create child process
- child carries same pointer to registers (variables, etc.) except return value (for child return value \Rightarrow , for parent = PID of child)
- Parent can wait for child to terminate (wait() system call) or continue execution
- Child starts a new program (different) via exec system call
do ps -ef | grep <process name>



M	T	W	T	F	S	S
Page No.:						
Date:						YOUVA

→ When process created OS dynamically allocates PCB for it, then PCB initialized & put into correct queue (ready, waiting, I/O queue, etc.) PCB moved from one queue to another queue as process completes
 When process ends, OS deallocated PCB (may wait for a while to receive signals)

~~Process~~ → Process Scheduling ~~Dispatcher~~ CPU

→ Time taken by dispatcher to switch context ~ dispatch latency

- Throughput → No. of processes completed/time
- Turnaround time → time to run a process from initialization to termination (including waiting in CPU Utilization → part. of time CPU is busy)
- Waiting time → time a process is in ready queue
- Response time → time b/w when a process is ready to run and its next I/O request

Interactive → (minimize response time) Batch → FCFS
 (minimize turnaround time)

→ Scheduling Algo:

- i) FCFS — non-preemptive
- ii) Round Robin — time slice & preemptive
- iii) SJF (shortest job first) → throughput ↑
- iv) Multilevel feedback Queue → round robin on each priority queue
- v) Lottery scheduling

LINUX

M	T	W	T	F	S	S
Page No.:	YOUVA					
Date:						

- Unix based Kernel (Linux + GNU)
- Multiple distributions → red hat enterprise / fedora, debian
Others → Ubuntu, CentOS
- easy software updates
- no malware (more secure) (more reliable)
- free & source code available

Kernel: ~ OS : memory management, task scheduling, file management

- User communicate with the OS through program called shell
- Shell is command line interpreter (User commands converted into language which is understood by kernel.)
- Shellscript: list of commands listed in order of execution
- Bash: ~~widely used shell~~ (Bourne Again Shell)
for scripting and interfacing purposes

Other shells: C shell, Korn shell

Some commands (Basic):

ls, ls -l, pwd, cd, mkdir, rm, rmdir, cp
mv, chmod 777 f1.txt, sudo apt-get install (package)
sort, grep, man <command>, cat, touch, echo
vi f1.txt, clear, history (all previous commands list)
locate -i hello # find file name hello & locate

eg: grep he f1.txt, sort f1.txt
(pattern) (file name) # similar to cat & f
cat -n f1.txt (print file with line no)
cp (filename) <destination address>
history 10 (show last 10 commands used)

XUNI

M T W T F S S
Page No.:
Date: YOUNA

- # Some devop commands:
 - whoami # current user
 - Switch user: su seed # switch to seed user
 - To switch to root user: su or sudo bash
 - sudo useradd sid22 # to add user
 - sudo passwd sid22 # to set password
 - sudo userdel sid22
 - sudo groupadd feathers # add group
 - chown root fl.txt (use sudo if permission denied) # change owner to root
 - chgrp <program> fl.txt # change group after
 - chmod u+x fl.txt # add execution permission
 - id # display user id, group id, etc
 - (id -u root) # for a specific user
 - tar -uvf tar-file # unpack a file
 - ip, env, ssh, awk, tr, free, top
 - sudo gives root privileges to a user.
When a new user created, no sudo privileges given but can be given sudo privileges later.
(In my OS, seed user has all sudo privileges)