CS225-Swithching Theory

-End Semester Assignment

Siddharth Sanskritayan

1901CS75

IIT Patna

A1) Report on Computer memory Architectures: Past and Present -

Introduction:

In computing, **memory** is a device or system that is used to store information for immediate use in a computer or related computer hardware and digital electronic devices.


Modern computers might be packed full of the fastest and most powerful computer memory and storage solutions ever, with 2TB hard drives and 4GB of RAM a common feature and dual-SSD drives becoming more and more prevalent, but computer memory was not always so effective. From floppy disks to flash drives, and from magnetic tape to complex hard drives which use magnetic forces to function, the evolution of computer memory has been rapid.

Evolution of Memory Architectures:

1. Punch Cards:

Punch cards (or "punched cards"), also known as Hollerith cards or IBM cards, are paper cards where holes may be punched by hand or machine to represent computer data and instructions. The cards were fed into a card reader connected to a computer, which converted the sequence of holes to digital information. They have been dated back to as early as **1725.**

The punch cards are read column wise and any program can be implemented on them by punching binary code on it and piling a 'stack' of such code to be read step by step by the computer. They are still used today in activities like voting and census.



2. Vacuum Tubes:

Introduced in the early 1940s, the Vacuum Tubes were used to store numbers in an octal-base and were capable of operating on around 20 numbers at a time with each number ranging upto $10\ 10$.



3. Delay Line Memory:

This came into the industry in the **early 1950s** . This memory was built using Mercury tubes. It analysed the sound waves in the tubes to store, read and write data.

4. Williams Tube: Introduced in the **late 1950s**, this is said to be the first random accessible memory in computing. It was a major improvement over its predecessor 'Selectron Tube' and was less expensive.




- **5. Magnetic Memory:** The memories developed earlier were volatile and would not retain after power loss. This led to researchers to dive into creating memory which retained data written on it and which could be read from and written to. Researchers developed forms of magnetic memory which was improved over the years. This memory replaced all tube-based memories since it was highly space efficient and could store more data and also was non-volatile. Different forms of magnetic memory were developed:
 - **a. Magnetic Tape:** The magnetic tape works by using a magnetizable material coated on a plastic layer. It was developed in Germany in **1928** and revolutionised the sound and music industry. The cassettes used by us in the late 1990s and early 2000s all run on the principle of this magnetic tape.
 - **b. Floppy Disk:** These were developed in the late **1960** s and commercially available in **1971**. The floppy disk has certain **concentric magnetic tracks**. As the read/write control head passes over it, it uses magnetic polarisation to write and write data. The data is stored in binary form '0' or '1' and they are represented by magnetic north and south poles. Transfer Speeds go upto **300 kB/second**. The access time is around 200 milliseconds which is excessively slow as compared to modern memory. It can store upto around **1.4 MB** of data in an average disk. Therefore it consumes a large amount of space.
 - **c. The Hard Disk Drive:** First introduced and popularised in the **late 1970s**, the Hard Disk Drive was a significant improvement over the traditional Magnetic Memory like Floppy Disks. It worked on the same principle, however, it used very highly compact ferromagnetic films to store data. This allowed the disk to store larger amounts of data than the traditional floppy. HDDs were excessively cheap and became so popular that they were brought into use by IBM in almost all their computing devices. From there on the HDDs are used as mass storage inside the modern computers, even in today's times. As of 2020, the HDDs are capable of rotating at **5400-7200 RPM** which allows for very high speeds of data writing and reading. The compact size makes it one of the most efficient memories in terms of data stored: size ratio. The HDDs today are capable of storing upto **5-10 TBs** of data easily!

6.Optical Disk:

Data are recorded as tiny pits in a single spiral track on plastic discs that range from 3 to 12 inches (7.6 to 30 cm) in diameter, though a diameter of 4.8 inches (12 cm) is most common. The pits are produced by a laser or by a stamping machine and are read by a low-power laser and a photocell that generates an electrical signal from the varying light reflected from the pattern of pits. Optical discs are removable and have a far greater memory capacity than diskettes; the largest ones can store many gigabytes of information.

7.Semiconductor Memories:


Semiconductor memory is used in any electronics assembly that uses computer processing technology. Semiconductor memory is the essential electronics component needed for any computer based PCB assembly.



- A. Static Random Access Memory (SRAM): Static RAM or SRAM is a volatile memory in which data is lost as soon as power cuts off. It is generally implemented as an array of an array of cells. Each of these cells is basically a latch formed with two not gates and two NMOS transistors. In total each cell contains 6 CMOS transistors (2 PMOS and 4 NMOS). The data stored in SRAM is stored in a 'static' manner. This means that the data is not lost with time, unless the power is cut off. Thus, no need for refreshing the data is there. SRAM is very highly fast in terms of data access and read/write due to the fact that it does not require any refreshing time for its memory cells. Due to a large number of transistors in each cell, it is both expensive and large in size. It is typically used as a cache for the CPU since it is very fast.
- **B. Dynamic Random Access Memory (DRAM):** Dynamic RAM is again a volatile memory in which data is lost as soon as power cuts off. Like SRAM, it is also implemented as an array of an array of cells. Each of these cells has one NMOS transistor and a small capacitor. The capacitor stores the voltage of the data bit to be stored in the cell. The transistor is used for conduction during writing. The main issue with the design is that the capacitor has very low capacitance due to which it discharges very quickly. Due to this the DRAM must be refreshed within stipulated intervals of time (~64ms for DDR2 RAM). This is why it is called Dynamic RAM.
- **C. Read Only Memory (ROM):** Read Only Memory is a **non-volatile** memory in which the data is hardcoded on the circuit. The data is thus stored in a more or less permanent fashion on the circuit. The data is not changeable in the basic versions of the ROM. However, ROM variants like EPROM(Erasable Programmable ROM) can be erased and reprogrammed electrically/UV light several times. The basics of EPROM come from the core concepts of quantum physics(electron tunnel oxide degradation).
- **D. Flash Memory:** Flash Memory is a **non-volatile** Read Only Memory which is electrically erasable and programmable (EPROM). It uses Fowler-Nordheim Tunneling for programming and erasing. In terms of speed, it has a **read speed comparable to DRAM (~ns)** and **write speed comparable to a disk (~ms)**. Each individual cell of the flash memory is

implemented using a **floating gate MOSFET**. Charge inversion towards the floating gate is responsible for programming and charge accumulation away from the floating gate is responsible for erase of data. Data is read by measuring the effect of applying intermediate voltage (between possible threshold voltages according to the number of states) applied on the cell. The cell may even store more than just one bit since it may have more than two states.

E. Solid State Drive (SSD): A solid state memory is a **non-volatile** memory based on flash memory. However, along with the flash memory, it also has a built in controller inside it which has implementations that make the access time really quick and provide high latency. The controller makes the SSD excessively fast in comparison to traditional HDD and is nowadays used as the storage of Operating Systems allowing for fast booting of the system.







Fig: SRAM Fig: DRAM



FIG: SSD


Total State	Comparison butween	various computer m			
	THE FAM)	Confuce m	unory arditedure		
fedures	Tube Memory	Magnetic Tage	MEL MON SPAN		
- Person	1881 - Present 198	10 great 192	Optical Disk		
Years	1940 s	1921 2000	Marine dalle 1		
Adive		1971-2000	1982-2010		
whent	HET COMP FRIENM	United Stranger			
Technology	Physical properties	Magadie al - 10	The state of the s		
0]	4 matter.	Magnetic polarization on materials.	laser light		
	3112	mace rises,	reflection		
Capacity	~ 1 kB (very low)	~ 1 Me	1 - 110		
	(very low)	~ 1 MB (6w)	- 600 MB (still low)		
und ;	all dull	(((((((((((((((((((((Still low)		
Powers	High	Moderate	Very High		
all	Ves I	2.34	7 7 7 7 7 7		
Vdatile	Yes	No	No		
-11M	01- 247 98-1	232714	AAM SEE TO A SE		
Speed	very slow	~ 100 kB/5	~ 300 kB/e		
		~ 100 kB/s (slow)	~ 300 kB/s (still slow)		
to puts	A SPINS A	zan.	O Indiana		
Transistors	0	0	0		
Used					
Application	first form of RAM	Remarable storage	Removable storage		
DIE PER S	used in early computers.	(portable data storage)	(could store		
of Arr	The State of the S	. cellol/this	much fus		
7144	The above table shows the memory architectures used				
	in the past.	- 4 11			
	Now we will	above parameters.	used memories		
	on each of the	about parameters.			


Features	HDD	DRAM	SRAM	flash Memory
	(Head Disk Daive)	(Dynamic RAM)	(Static RAM)	7
Ni	T to it wo	and a base 19	promote us	T Torold
Years	1956 - Present	1970 - Present	1987 - Presod	1987 - forsed
Adril	73220	C000 2 [F []	, 04.21	Bearly
		-		A BA
Technology	Magnetic Idarisation	MOSFET (CMOS)	MOSFET (CMOS)	f-N turnding
IJ	Magnetic polarisation on small moterials.	Architecture	Architecture	and apports
	Mary Barrier	Marchaell	1 Faller	
Capacity	~ 1 TB	~ 16 GB	~ 16 MB	~ 256 hB
1)	~ 1 TB (very high)	(high)	(moderate)	~ 256 hB (ury high)
Care			1 (may 1	100
fover	High	low	High	Vory low
46				
Volatile	No	Yes	Yes	No
	eli	0/1		
Speed	- 150 Mb/s	~ 15 6 6/5	~80 94/2	~100 M/15
1 82	(moderate)	(fast)	~ 90 hb/s (faster)	(moderate)
(Section	West I	(4010)		
Transistors	0	1 CM05	6 c Mas	1 flooting got
used		0		1 flooting got Masfet
				ASIA
Application	storage durice	Random memory	Cache memory	used in SSD
-30	for modern	in modern	in modern	which is very fast
[ali]	compations.	compalers.	computers	compared to
	(huge capacity)	waster with the	the side was	traditional MDD.




100	
Step 2:	Drawing the state table:
	1001 - vanger at the table
	Es As there are total 4 states, we require
	two flip flops. Any flip flop may be used, here
9	I have used T flip flogs.
1	come too the to private togat no order had
1.6,50	X -> Input
-	Y - Output
-	Q2, Q1 -> Present states
1.30,40	Qt, Qt - Next status
-	T2, T, - T flip flops
	92 91 X 92 91 Y T2 T1 0 0 0 0 0 0 0
	0 0 1 0 1 0 0 1
tour	0 1 0 100 0 111
	0 1 1 0 1 0 0 0
	101010
P-	
-	1110110
51.02	D. V. I s.
Sty 3	Drow K - mays for Tz, T, and Y:
	Q1 00 01 11 10 Q1 00 01 11 10
T ₂ :	Ti: 0 MI
	$T_1 = Q_1 X + Q_2 X$ $T_1 = \overline{Q_1} X + \overline{Q_1} X + \overline{Q_2} X$
	PIX.
Y	Q2 00 01 11 12
13	
	the part and carbon of the state of the
	Y = Qr QiX

ľ







13)	Ain of the Experiment:
A3>	To design and simulate a leul sensitive
	JK Flip Flop and a Master - Slave JK Flip Flop
	in order to study the Race Around Condition
	or order to start the race
	in JK flip flop.
	Mak I at China
	Method of Solving:
	Con and the transfer of the contract of the co
	for J-K flip flop if J= K=1 and if clk=1
	for a long period of time in case of terms
	sensitive flip flops), output keeps on toggling as
	CLK is high which makes the output of the
	the thop instable and incertain.
	This problem is called Race Around condition
	on Jk flip flop and it can be avoided by
	wing a Master-Slave JK Flip Flop which is
	elge triggered (positive or negative) due to which
	the clock input is high for a very short time,
1)	Designing Level Sensitive JK Flip Flop:
	Requires 4 NAND gates and a clock.
	Inguts; Jank K
	ordereds: Q and Q'
	Design is similar to 5R Flip Flop except in which feedback is taken from the outputs.
	in which feedback is taken from the outpido.
	The Maler - Slave The 612 Cl
(17	Designing Master - Slave Jk Flip Flop:
	Requires of NAND gates and a dock Here two JK Flip flops are connected fore called master and other slave) and the feed back goes from output of the Slave flip flop to the Master flip flop.
	there two TV (I'm Hoor and America)
	and called master and other slave) and the fred back
	one from puded of the slave flee floo to the



The truth table remains the same, It is important to note that the clock signal is inverted for the slave. Now when J = K = 1, the master flip flop's toggles on the positive transition of the clack whereas the slave toggles on the negative transition of the dock. During the positive cycle, the master is operational but not the slave and during the negative clock cycle slave becomes functional but not the master. Toggling takes place during the whole process once in a cycle. Timing Diagram : Clark Thus the final circuit behaves as a negative edge triggered flip flop without any race around condition.



Level Sensitive JK Flip Flop



Oscillation apparent

