

CS225 - Assignment

classmate


Date _____

Page _____

Name: Siddharth Sanskritayan
Roll No.: 1901CS75


4-bit ALU Design:

Q2. * Block level Architecture:




Q3 * Individual Components / Block design:

i) Adder / Subtractor (4 bit):



ii) AND (4 bit):




iii) OR (4 bit): same as above circuit with 2 bit ~~and~~ AND gates (all 4) replaced by 2 bit OR gates.

- iv) XOR (4 bits): same as above circuit with 2 bit AND gates (all 4) replaced by 2 bit XOR gates.

~~iv)~~


- v) 4 bit comparator:




Y_1, Y_2, Y_3 are 1 respectively when $a > b$, $a = b$ and $a < b$.

* For the above 5 blocks / components few subcircuits / subblocks also used:

- vi) FA (full adder):



vii) 1-bit comparator:



$$out_gt = \bar{a} b in_eq + in_gt$$

$$out_eq = (a \oplus b) \cdot in_eq$$

$$out_lt = a \bar{b} in_eq + in_lt$$

* Q4 Number of gates required in each block:

Block Name	No. of gates used
i) Adder / Subtractor : (4-bit)	$4(XOR) + 4(FA)$ $= 4 + (4 \times 5) = \boxed{24}$
ii) AND (4 bit)	$4 (2 \text{ bit AND}) = \boxed{4}$
iii) OR (4 bit)	$4 (2 \text{ bit OR}) = \boxed{4}$
iv) XOR (4 bit)	$4 (2 \text{ bit XOR}) = \boxed{4}$
v) 4-bit Comparator	$4 (1 \text{ bit comparator})$ $= 4 \times 8 = \boxed{32}$

* Q1 Truth table :

S_2	S_1	S_0	Function
0	0	0	$A + B$
0	0	1	$A - B$
0	1	0	$A \cap B$ / AB
0	1	1	$A \cup B$ / $A + B$
1	0	0	$A \oplus B$ / $A \Delta B$
1	0	1	A if $A > B$ and B ' if $B > A$
1	1	0	A if $A < B$ and B ' if $B < A$
1	1	1	$A \text{ or } B$ if $A = B$

— END OF ASSIGNMENT —

Name : Siddharth Sanskritayan

Roll No. : -1901CS75