







With pipeline Register Without Register No look wed and outputs i) Requires 3 clock ficks to get the final output. I final answer at once. ii) stores output obtained at intermediate leuls No storage element present. in registers. (ii) Slower as requires

3 check ydes. faster as operations are performed immediately after input is given 3) Sequence detector (MUX band F5M design Les detects 01=0, 1001, 1011 sequences and produces output 1 (when last 4 F5M design) inputs form any of In three sequence) otherwise outputs O. * Design: (MUX based FSM) Last 4 inputs is stored in a shift register and then used as a control input to a 16x1 Mux with 1 at ports (pino) -> 4 (0100), 9(1001), and II(1011) and woo at all other posts.