

COL215

Digital Logic & System Design

Assignment 2



Submitted by:

Dhairya Kuchhal

Siddhant Agrawal

(2024CS50396)

(2024CS50469)

August 13, 2025

1 Task

The objective of this lab was to design, simulate, and implement a Verilog module that displays decimal digits (0–9) on the seven-segment display of the Basys-3 FPGA board. The inputs are provided via the board’s 10 slide switches (SW0 – SW9), each corresponding to a specific digit. Only the rightmost display digit (AN0) is activated, while the other digits remain off. The module uses logic while implementing arrays to determine which segments (a–g) should be turned on for a given input.

2 Design Decisions

We kept a minimal design for correctness and clarity. Firstly, we only enabled the AN0 in order to reduce redundancy and show anode control. This was done using using an active - low logic in array form.

```
1      AN = 4'b1110
```

Secondly, each input switch was mapped to represent the corresponding index of the array SW0 – SW9. As per the problem statement we also implemented the priority logic by using the if-else statements making sure that the higher priority is allocated to state of higher-number switch. Display was initialised to an all-off state. Additionally in verilog, the seven-segment display on Basys-3 uses active-low control; a 0 turns a segment ON, a 1 turns it OFF. Finally, The segment outputs are generated in an always @(*) block, ensuring instantaneous updates when the switch inputs change

```
1      always @(*) begin
2          seg = 7'b1111111; // code excerpt
3          if (sw[9]) seg = 7'b0010000;
4          else if (sw[8]) seg = 7'b0000000;
5          else if (sw[7]) seg = 7'b1111000;
6          else if (sw[6]) seg = 7'b0000010;
7          else if (sw[5]) seg = 7'b0010010;
8          else if (sw[4]) seg = 7'b0011001;
9          else if (sw[3]) seg = 7'b0110000;
10         else if (sw[2]) seg = 7'b0100100;
11         else if (sw[1]) seg = 7'b1111001;
12         else if (sw[0]) seg = 7'b1000000;
13         end
14     endmodule
```

2.1 Simulation using Testbench

We wrote a dedicated testbench module (seven_tb.v) for simulation. Inputs were toggled at 10ns time intervals (Inertial delay) and showed each possible case of the switches lighting up. We also ended up using \$display to print a header and \$monitor to track real-time changes in sw, seg, and an. All this was done to verify the functionality in simulation before hardware implementation.

```
1  module seven_tb();
2      reg [9:0] sw;
```


Signal Type	Logical Name	FPGA Pin
Input	<i>sw</i> [0]	V17
Input	<i>sw</i> [1]	V16
Input	<i>sw</i> [2]	W16
Input	<i>sw</i> [3]	W17
Input	<i>sw</i> [4]	W15
Input	<i>sw</i> [5]	V15
Input	<i>sw</i> [6]	W14
Input	<i>sw</i> [7]	W13
Input	<i>sw</i> [8]	V2
Input	<i>sw</i> [9]	T3
Output	<i>an</i> [0]	U2
Output	<i>an</i> [1]	U4
Output	<i>an</i> [2]	V4
Output	<i>an</i> [3]	W4
Output	<i>seg</i> [0]	W7
Output	<i>seg</i> [1]	W6
Output	<i>seg</i> [2]	U8
Output	<i>seg</i> [3]	V8
Output	<i>seg</i> [5]	U5
Output	<i>seg</i> [6]	V5
Output	<i>seg</i> [6]	U7

Table 1: Mapping of inputs and outputs on Basys 3 FPGA board

3 Synthesis Report

The following tables show the main resource counts. Other details are present in the synthesis report.

Site Type	Used	Fixed	Prohibited	Available	Util%
Slice LUTs*	12	0	0	20800	0.06
LUT as Logic	12	0	0	20800	0.06
LUT as Memory	0	0	0	9600	0.00
Slice Registers	0	0	0	41600	0.00
Register as Flip Flop	0	0	0	41600	0.00
Register as Latch	0	0	0	41600	0.00
F7 Muxes	0	0	0	16300	0.00
F8 Muxes	0	0	0	8150	0.00

Figure 1: Flip-Flops and LUT

Site Type	Used	Fixed	Prohibited	Available	Util%
DSPs	0	0	0	90	0.00

Figure 2: DSP usage

Site Type	Used	Fixed	Prohibited	Available	Util%
Block RAM Tile	0	0	0	50	0.00
RAMB36/FIFO*	0	0	0	50	0.00
RAMB18	0	0	0	100	0.00

Figure 3: BRAM usage

4 Simulation Snapshots

Figure shows the behavioural simulation results on running seven_tb.v file




Figure 4: Simulation waveform showing the transitions of the array that controls the seven segment display outputs

5 Generated Schematics




Figure 5: Generated Schematic design

6 Conclusion

The designed module successfully displayed decimal digits on a single digit of the seven-segment display using switch inputs. The simulation matched hardware behavior, confirming correct .xdc mapping and logic implementation. This assignment reinforced understanding of:

- Array combinational logic design in Verilog
- Active-low seven-segment control
- Priority-based conditional statements
- FPGA pin mapping using .xdc files