



## 1) Data Processing (R-type)

ADD, SUB, MUL,  
DIV, AND, OR, XOR




## 2) Single Register




INC  
DEC

NOT




## 3) Memory (I-type)


LD rd, addr    rd = mem(addr)  
ST addr, rd




## 4) Branch BEQ, BNE, JMP



JMP



5) custom



LDCE, Ahmedabad.

AP, EC

Prof. H.L.Desai

Register file :- 16 registers (19-bit)

Lab Manual Modified By:

imem :- 1024 location (19-bit)

10-bit address needed

Dmem :- 1024 location (19-bit)


PC :- 10-bit

Marks	Rubrics
	Presence and efforts
	Safety in Laboratory
	Preparedness
	Quality of Lab. Manual
	Ability to Use Laboratory Apparatus
	Total

Rubric wise marks obtained:

Conclusion:

When Reaching condition is satisfied  
PC



When ST, Branch, single reg's test, custom  
regulate (1) During LD






FIG 9 ALU control (operation)









# 5-stage pipelining


- 1) Inst. fetch (IF)
- 2) Inst. Decode (ID)
- 3) Inst. EXE (EXE)
- 4) (MEM) - Access memory to write
- 5) Write back to reg or memory (WB)




Latches

→ Latches used cuz if block is not ready yet + to process data so data should not change.


1) IF Hardware




## 2) ID



## 3) EX




## 4) MEM





5) WB



MEM-W