Read Image and Process in FPGA

EE18MTECH01005, EE18MTECH01003

IIT HYDERABAD

8 March 2019

Implementation Details and Methods

Reading:

Convert the file into bitmap and subsequently convert it into hexadecimal code with the help of MATLAB/OCTAVE and provide the output to FPGA via ardiuno.

Processing:

We will be doing two types of processing :

- i. Reduction in Brightness
- ii. Color Inversion

Use Case

The image reading Verilog code will operate as a Verilog model of an image sensor/camera, which can be really helpful for functional verifications in real-time FPGA image processing projects. The image writing part is also extremely useful for testing as well when you want to see the output image in BMP or any format.

References

https://ieeexplore.ieee.org/stamp/stamp.jsp?tp=&arnumber=6716446