

SIDDHARTH CHARAN
190101085

Q. ① Given; for a XY flip flop :-

②


X	Y	Q_{t+1}
0	0	1
0	1	Q_t
1	0	Q_t'
1	1	0

[This table is generated as per characteristics given in question]

③ From Table :-

$$Q_{t+1} = \bar{X}\bar{Y}Q_t + X\bar{Y}\bar{Q}_t + \bar{X}Y$$


$$Q_{t+1} = Y'Q_t' + X'Q_t$$



We will use output of D-FF again with two 'and' and 'or' gates to design our circuit.

[As, we can see in diagram]


$$S_0 = Y'Q_t' + X'Q_t$$



$$Q = 0\bar{Q} + DQ$$

$$Q = D$$

SIDDHARTH CHARAN
186101085



[Design of counter]

190101085
SIDDHARTH CHARAN

Q. ① Given;

we need to design a counter with T flip flops, which counts

7, 6, 5, 4, 3, 0 and repeat.

	Present state	T_2	T_1	T_0	Next state
7	1 1 1	0	0	1	1 1 0
6	1 1 0	0	1	1	1 0 1
5	1 0 1	0	0	1	1 0 0
4	1 0 0	1	1	1	0 1 1
3	0 1 1	0	1	1	0 0 0
0	0 0 0	1	1	1	1 1 1

(i) $T_2 = \Sigma m(4, 0) + d(1, 2) \rightarrow$ (don't care)

$Q_2 Q_1$	00	01	11	10
Q_0				
0	1	X		1
1	X			


$$T_2 = Q_1' Q_0'$$

(ii) $T_1 = \Sigma m(6, 4, 3, 0) + d(1, 2)$

$Q_2 Q_1$	00	01	11	10
Q_0				
0	1	X	1	1
1	X	1		

$$T_1 = Q_0' + Q_2'$$

(iii) $T_0 = 1$ [from Table]



SIDDHARTH CHARAN
130101085

Q. ② We are asked to design a circuit such that it supports:-

- ① reset to 000
- ② set to 111
- ③ retain the older value
- ④ right shift with rotate bit
- ⑤ parallel out

⇒ We will use D flip flops and multiplexers to do our task.

For 5 tasks; we need 3x8 mux.

In mux

S_0 S_1 S_2

0 0 0

reset

0 0 1

set

0 1 0

no change

0 1 1

right shift

1 0 0

parallel out

1 0 1

1 1 0

} → no tasks

1 1 1

So, design is:-