Name: Siddhartha Dhar

VHDL Program for 4 bit Asynchronus Up/Down Counter with PreSet and Clear

Git-hub: Siddhartha1999

### **Problem Statement:**


VHDL Structural code for 4 bit Up Down Asynchronous Counter with Asynchronous SET and CLR

**Environment Used:** *Xilinx 14.7 ISE Design Suite* 

## **Design of Circuit Diagram:**

Let make the Design using 4 JK Flip Flops

Properties of the JK Flip Flop that had been made as an Component in the Counter Circuit




- (J = 0) and (K = 0) then --- No Change
- (J = 0) and (K = 1) then --- RESET
- (J = 1) and (K = 0) then --- SET
- (J = 1) and (K = 1) then --- Toogle

( SET = 1 ) then Set the Counter Irrespective of Clock ( CLR = 1 ) then Clear the Counter Irrespective of Clock

The JK Flip Flop is Edge Triggered

**Page Number :** 1 of 8


# Control Block Component



If the Control = '1' then Q will propagated to Y else Q' will be propagated to Y

*Control* => *UP'/DOWN* ( *i.e. when Control is* 0 *then Count UP else Count Down* )

Now let us have a look at the Asynchronous Design of the 4 bit up-down counter with Preset and Clear



Page Number: 2 of 8

### VHDL Code Implementing 4 bit Asynchronous Up Down Counter using Structural Modeling:

```
-- University: University of Calcutta
-- Engineer: Siddhartha Dhar
-- Module Name: Counter UD - Behavioral
______
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
entity Counter UD is
   Port ( CLOCK : in STD LOGIC; -- System Clock
                   SET: in STD_LOGIC; -- Asynchronous Preset CLR: in STD_LOGIC; -- Asynchronous Clear
                   CONTROL : in STD LOGIC; -- Control is ( UP'/DOWN )
         Q : out STD_LOGIC_VECTOR (3 downto 0);
                   Qb : out STD LOGIC VECTOR (3 downto 0));
end Counter UD;
architecture COUNTER UD ARCH of Counter UD is
           -----JK Flip Flop component
component JK FF
   Port ( CLOCK : in STD LOGIC;
                  J : in STD LOGIC;
         K : in STD LOGIC;
         SET : in STD_LOGIC;
         CLR : in STD LOGIC;
         Q : out STD_LOGIC;
Qb : out STD_LOGIC);
end component;
-----Control Block Component to select the
counting order (UP/DOWN)
component Control Block
   Port (Control: in STD LOGIC;
         Q : in STD LOGIC;
         Qb : in STD LOGIC;
         Y : out STD LOGIC);
end component;
-----Signal Definitions
signal F: STD_LOGIC_VECTOR(3 downto 0);
signal C: STD_LOGIC_VECTOR(3 downto 0);
signal CLK: STD LOGIC VECTOR(2 downto 0);
```

Page Number: 3 of 8

```
TO: JK_FF PORT MAP(CLOCK=>CLOCK, J=>'1', K=>'1', SET=>SET, CLR=>CLR, Q=>F(0),
             ____Qb=>C(0)); -- Q0(JK Flip Flop for the LSB of the Counter)
      T1: Control Block PORT MAP(Control=>Control, Q=>F(0), Qb=>C(0), Y=>CLK(0)); --
             Control Block Q0
      T2: JK FF PORT MAP(CLOCK=>CLK(0), J=>'1', K=>'1', SET=>SET, CLR=>CLR, Q=>F(1),
             Qb=>C(1)); -- Q1(JK Flip Flop)
      T3: Control Block PORT MAP(Control=>Control, Q=>F(1), Qb=>C(1), Y=>CLK(1)); --
             Control Block Q1
      T4: JK FF PORT MAP(CLOCK=>CLK(1), J=>'1', K=>'1', SET=>SET, CLR=>CLR, Q=>F(2),
             Qb=>C(2)); -- Q2(JK Flip Flop)
      T5: Control Block PORT MAP(Control=>Control, Q=>F(2), Qb=>C(2), Y=>CLK(2)); --
             Control Block Q2
      T6: JK_FF PORT MAP(CLOCK=>CLK(2), J=>'1', K=>'1', SET=>SET, CLR=>CLR, Q=>F(3),
             Qb=>C(3)); -- Q3(JK FlipFlop for the MSB of the Counter)
      Q \leftarrow F; -- Sorting the Signal element to the Actual Qouput Q
      Qb <= C;
end COUNTER UD ARCH;
```

### **VHDL JK Flip Flop Component Behavioral Modeling:**

```
______
-- University: University of Calcutta
-- Engineer: Siddhartha Dhar
______
library IEEE;
use IEEE.STD LOGIC 1164.ALL;
-----Entity Definition
entity JK FF is
   Port ( CLOCK : in STD_LOGIC;
                  J : in STD LOGIC;
         K : in STD LOGIC;
         SET: in STD LOGIC;
         CLR : in STD LOGIC;
         Q : out STD \overline{\text{LOGIC}} := '0';
         Qb : out STD LOGIC := '1');
-----Architecture Definition
architecture {\sf JK\_FF\_ARCH} of {\sf JK\_FF} is
p1: process(CLOCK, SET, CLR)
variable tmp: STD LOGIC := '0';
begin
     if(SET='1')then
           tmp := '1';
           Q <= '1';
           Qb <= '0';
     elsif(CLR='1')then
           tmp := '0';
           O <= '0';
           Qb <= '1';
     elsif(rising edge(CLOCK))then --If Clock's Poisitive Edge Trigerred
           if (J=0) and K=0) then -- No Change
                 tmp := tmp;
           elsif(J='1' and K='1') then -- Toogle
                 tmp := not tmp;
           elsif(J='0' and K='1') then -- Reset
                tmp := '0';
                                  -- Set
           else
                tmp := '1';
           end if;
     end if;
     Q \le tmp;
     Qb <= not tmp;
end process p1;
end JK FF ARCH;
```

### **VHDL Control-Block Component Data Flow Modeling:**

```
______
-- University: University of Calcutta
-- Engineer: Siddhartha Dhar
-- Module Name: Control Block - Behavioral
______
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
-----Entity Definition
entity Control Block is
   Port (Control: in STD LOGIC;
        Q : in STD_LOGIC;
Qb : in STD_LOGIC;
        Y : out STD_LOGIC);
end Control Block;
-----Architecture Definition
architecture CB DFLOW of Control Block is
signal a, b, cinv: STD_LOGIC;
begin
     cinv <= not Control;</pre>
     a <= (Q and Control);</pre>
     b <= (Qb and cinv);
    Y \ll (a \text{ or } b);
end CB DFLOW;
```

Page Number: 6 of 8

### **Test Bench to test 4 bit Up/Down Asynchronous Counter:**

```
______
-- University: University of Calcutta
-- Engineer:
              Siddhartha Dhar
-- Project Name: Counter UP DWN 4b STRCTL
______
LIBRARY ieee;
USE ieee.std_logic_1164.ALL;
ENTITY COUNTER UD TB IS
END COUNTER UD TB;
ARCHITECTURE behavior OF COUNTER UD TB IS
   -- Component Declaration for the Unit Under Test (UUT)
   COMPONENT Counter UD
   PORT (
       CLOCK: IN std logic;
       SET : IN std logic;
       CLR : IN std logic;
       CONTROL : IN std_logic;
       Q : OUT std_logic_vector(3 downto 0)
      );
   END COMPONENT;
  --Inputs
  signal CLOCK : std_logic := '0';
  signal SET : std logic := '0';
  signal CLR : std logic := '0';
  signal CONTROL : std logic := '0';
     --Outputs
  signal Q : std logic vector(3 downto 0);
  -- Clock period definitions
  constant CLOCK period : time := 10 ns;
BEGIN
     -- Instantiate the Unit Under Test (UUT)
  uut: Counter_UD PORT MAP (
        CLOCK => CLOCK,
        SET => SET,
        CLR => CLR,
        CONTROL => CONTROL,
      );
  -- Clock process definitions
  CLOCK process :process
  begin
           CLOCK <= '0';
           wait for CLOCK period/2;
           CLOCK <= '1';
           wait for CLOCK period/2;
  end process;
```

```
-- Stimulus process
  stim proc: process
  begin
     -- hold reset state for 100 ns.
     wait for 100 ns;
     wait for CLOCK_period*10;
      -- insert stimulus here
            Control <= '1';
             wait for CLOCK_period*10;
             Control <= '0';
             wait for CLOCK_period*10;
             wait for CLOCK_period*10;
             SET <= '1';
             CLR <= '0';
             wait for CLOCK period/2;
             SET <= '0';
             CLR <= '0';
             wait for CLOCK_period*10;
             SET <= '0';
             CLR <= '1';
             wait for CLOCK_period/2;
             SET <= '0';
             CLR <= '0';
             wait for CLOCK_period*10;
  end process;
END;
```

Page Number: 8 of 8