Reference Number: 0004





CERTIFICATE OF COMPLETION

Verification Series Part 6: SystemVerilog Assertions Basics

Instructors Kumar Khandagle

Siddharth Chandravadivel

Date Jan. 10, 2025

Length 10 total hours