## MUE LTSPICE ASSIGNMENT

Submilted by.

SIDHARTH S. NAIR

2019 A 3 PS 6178P. T2

AGNEY BHARDWAJ.

2019 A3 PSO297P T3

## MUE LISPICE ASSANMENT - 2

Question - 1.

Considerations taken while solving the question.


Icof the BJT has been reduced since at lower 1c, gm is also lesser leading to everall higher Rout and hence overall higher Jain (= gm Rout)

BJT has been biased such that Try/2=25px is flowing through all BJT's in the cascode according to above mentioned point.

PNP transiston han been used for pull-up (load)
side and NPN transiston have been used
for driver side (pull-down) sine tout in the pull-by

PNP is hegher with NPN when working upwards

and NPN Dutput resistance is higher when booking down wards as well. This same logic is used in designing (Mos in waters with PMOS bad & MMOS driver.



Hand calculations

$$9m = \frac{1c}{V_1} = \frac{25HA}{26\times10^3}V = 9.6\times10^{-9}A/V$$

= 0.96 mA/U

Here IC = 95 HA due to the reason that we have boused All BJT 5 at 25 HA.

$$r_0 = \frac{V_A}{I_C}$$
,  $r_{TT} = \frac{\beta}{g_m}$ 

For pnp nodel BCI78B, VA = early voltage disthe parameter Vaf in SPICE Library, Vaf = 30.75 V = VA

& parameter is given library filees &f or broad Beta.

$$\beta = Bf = 271.9.$$

$$[^{0}h_{5}]_{pnp} = \frac{g}{g_{m}} = \frac{271.9}{9.6 \times 10} = \frac{283.229 \text{ kp}}{9.6 \times 10}$$

$$(\delta_{17})_{npn} = \frac{381.7}{9.6 \times 10^{3}} = 397.601 \times \Omega$$

Is in library life.

$$(15)_{npn}^{r} = 7.049 \text{ fA} = I_{S}.$$

$$(V_{BE})_{npn}^{r} = V_{T} L_{Am} \left(\frac{I_{C}}{I_{S}}\right)$$

$$= 26 \times 10^{-3} \text{ V} \times ln \left(\frac{25 \text{ MA}}{7.017 \text{ fA}}\right)$$

$$= 26 \times 10^{-3} \text{ V} \times ln \left(3.54 \times 10^{9}\right)$$

$$= 26 \times 10^{-3} \times 21.98$$

$$= 0.5717 \text{ V}$$

$$(15)_{pnp} = 336.7 \text{ fA}$$

$$(V_{B})_{np} = V_{T} ln \left(\frac{I_{C}}{I_{S}}\right) = 26 \times 10^{3} \text{ V} \times 18.12$$

$$= 0.471 \text{ V}$$

for pnp BJT VE13 = 0.471 V

In the circuit, we can see for  $0.1 \text{ V}_{\text{E}} = 3.3 \text{ V} (= \text{V}_{\text{CC}})$  and then  $\text{V}_{\text{B}} = 2.83 \text{ V}$  which is equivalent to the above sequid drop.

Vc (a) is same as UB, since XXI and hence no drop occurs therough collector and base, gpnp.

Since in cascocle,  $N_{E}(Q_{2}) = V_{E}(Q_{1}) = 2.831V$ .  $V_{B}(Q_{2}) = 2.362V$ , respecting above  $V_{BE}(pnp) = 0.471V$ .


Sule.

Now

5) Chront Morror Basing.

vince me should not use resistors in the design active load ourrent mirrors are used.

2 BJT's have been used in left arm to hable Try = 56 MA (fixed) into Try = 25 MA



De Analysis for Row

HO

for BIT cascoole circuit drawn the Rout is

Row = Ron 11 Rop

Rep=output reastance of prop doad.

Ron = ouput mesistaine of MPN chiver.

Rop from unace signal analysis & PNP

BJT => Rop - Ingros (ro, 11 YTZ)

Here we are assumily roz = ro, since all

PNP's are biased at 1c=25HA (hence roz= # pnp)

Rop = 9m2 roe r 1/2 ( since ro, >> r 1/2)

= Bpnpxroz ~ :334.43MNL

Mly Ron = 9m3 ro3 (804118173)

= 9m3 co3 8m3

= (B) non 3

= 909.51MM

(2)(三)(三)

binu in capuale, 10 (01) = 4(01) = 28314

Theoretical max gain

Av = 
$$-3m (fon 11Req)$$
  
=-0.96×10<sup>3</sup> (Ren 11Rep)  
=-0.96×244.525 MAX 10<sup>3</sup>  
=-23474.4 V/V  
[Av1 = 87.41 dB

## Simulation Results

Ampelier specs:

- Ovoltage gair = 80 ±5% JS
- 2) Current-gain = 70-151.db
- (T) 3dB frequency = 40K £ 5%. = 6.3Hz £ 5%. (rod/s)
- @ Po = 2 mw =5%.

After many simulations, we arrived at a Voltage gain = 62.03 dB.

Current gain = 44.94 dB

3dB frequency = 6.12 kHz.

Po = 246 MW + 60 MW = 306 MW. 20.3 MW

After probing do 3 significant objits for Vin to the driver BJT we arrived at Vin (de blas) = 0.575 56 V 2575.56mV

At this voltage all the BIT's are howing to very close to required 25MA.

AHigher gain was definitely possible but me respected the 3dB presuency specification to get such current value.

At a higher gain value the transistor would luin out to be show and have poor bandwidth.

626B was the maximum at which specified bandwidth was achived; for the specified cascade topology.

Current gain was a byproduct and hence only 45 dB was arrievable with set vottage gain.

Phase margin =  $\phi$  -(-186)

where  $\phi$  = Phase when gain = 0dB  $\phi$  = 11.194°.

Phase marein = 11.194+180

Phase margin = 11.194+180 = 191.1940 > 450 (required)

Gain Margin = 0 - (Gram when Phase = -180°)

For our design, Phase = -180 was never reached

for even w = 167 Hz, hence we have taken

Gro160°) = -100dB. for calulating gain margin.

The state of the s

How the same was and a substitute of the same with the same with the same was a same with the same with the same was a same was a same with the same was a same with the same was a same w

i agin mougin ≈ 100 dB

W phase cross = 973 KHZ. Wgain cross >> 161HZ.

:- bystem is stable.

Input swing

calculated using out for and. Step paramo is coming out to be 540m to 590m.