Birla Institute of Technology and Science Pilani, Pilani Campus (Raj.)

Department of Electrical and Electronics Engineering EEE/INSTR F244 Microelectronic Circuits econd Semester 2020-21 Weightage:

30 marks

SPICE Assignment-II Date: 07/03/2021

Instructions for submission

- 1. Students should use LTSPICE simulator for solving the problems.
- 2. Final report submission process shall be uploaded a few days before the submission dead line.
- 3. Your assignments shall be collected on 4 th April 2020.
- 4. A penalty of FIVE marks per day shall be imposed for late submissions.
- 5. Neatly sketch and label all the plots. Proper units have to be mentioned for all the quantities.

Problem-1 Design *Cascode* (*BJT*) *Amplifier Design* using suitable topology to meet the specifications prescribed for you. VDD is 3.3V.

Problem-2: Design a Common Gate amplifier using suitable topology to meet the specifications prescribed for you. VDD is 3.3V.

For both problems:

- 1. Output swing has to be at-least 80% of VDD.
- 2. Power supply rails available are VDD and ground only.
- 3. Only one current source can be used in the design IREF = 50µA.
- 4. Every bias voltage needed has to be generated by designing proper circuits.
- 5. Use of Resistors is not allowed in the design.
- 6. Use a load capacitance of 1pF on both the output terminals.
- 7. ICMR should be 0.2VDD to 0.8VDD
- 8. Phase margin has to be at-least 45°.

Analysis Required:

- 1. DC operating point of each MOSFET in the circuit as obtained from SPICE.
- 2. Bode Plot for VOLTAGE/ CURRENT gain and Unity Gain Bandwidth .
- 3. Obtain the Gain margin and phase margin.
- 4. ICMR and output swing calculation from SPICE.
- 5. Plot the variation of differential mode gain when V_{DD} varies by $\pm 10\%$.

In your submission:

List your specification as per the rules formulated in Table-II. Draw the circuit showing the W/L values of each MOSFET. Include hand calculations.

At the last present a table comparing the hand calculation Vs actually used W/L values.

TABLE – 1 SPECIFICATIONS							
	Col1	Col2	Col3	Col4			
	VOLTAGE GAIN (dB)	CURRENT GAIN (Db)	3-dB frequency)in rad/sec)	Power dissipation (mW)			
Row-1	85 ± 5%	70 ± 5%	40K± 5%	2.5± 5%			
Row-2	90± 5%	80± 5%	50K± 5%	3.5± 5%			
Row-3	75± 5%	95± 5%	90K± 5%	2.0± 5%			
Row-3	80± 5%	80± 5%	30K ± 5%	3.0± 5%			

Note- Discard current gain specification for MOSFET amplifier. Discard voltage gain specification for emitter / source follower amplifier

Your Design Specifications:

Table II Rules for choosing the specification							
VOLTAGE	Row-1 (if sum of last two digits of id no. $\%4 == 0$)						
GAIN	Row-2 (if sum of last two digits of id no. %4 == 1)						
	Row-3 (if sum of last two digits of id no. %4 == 2)						
	Row-4 (if sum of last two digits of id no. %4 == 3)						
Current	Row-4 (if sum of last two digits of id no. $\%4 == 0$)						
Gain	Row-3 (if sum of last two digits of id no. %4 == 1)						
	Row-2 (if sum of last two digits of id no. $\%4 == 2$)						
	Row-1 (if sum of last two digits of id no. %4 == 3)						
3-dB	Row-1 (if sum of last four digits of id no. %4 == 0)						
FREQUENCY	Row-2 (if sum of last four digits of id no. %4 == 1)						
	Row-3 (if sum of last four digits of id no. $\%4 == 2$)						
	Row-4 (if sum of last four digits of id no. %4 == 3)						
P _D	Row-1 (if (tut. Sec no. * last 2 digits of year of admission) %4 == 0)						
	Row-2 (if (tut. Sec no. * last 2 digits of year of admission) %4 == 1)						
	Row-3 (if (tut. Sec no. * last 2 digits of year of admission) %4 == 2)						
	Row-4 (if (tut. Sec no. * last 2 digits of year of admission) %4 == 3)						