
COL215P

Assignment 10 Report

Nalin Wadhwa 2019CS10375 Sidharth Agarwal 2019CS50661

In the 10th Assignment, we designed a file transferer between board and PC. The assignment was built on the work done in modules of serial trasnferer, display and fifo buffer. In our master.vhd we used 5 states as described in the diagram below. We basically queued the input read in RECV and waited in the IDLE or RECV_IDLE to read the 8 bit input. And for transferring, we first switched to TRANS state from RECV_IDLE. Later we popped the element in TRANS and sent the date back to PC in TRANS_IDLE, until bram size is again 0.

In this code, we used 516 Flip flops, 375 LUTs, 0.5 BRAM, and 0 DSPs. A complete list of resources can be found in the attached master_util_synth.rpt file, alongside the source files(master.vhd, rec.vhd, trans.vhd, bram.vhd,singlessd.vhd,display.vhd,btn_debouncer.vhd), constraint file(Basys-3-Master.xdc) and the bitstream file(master.bit).



```
| Propect Summary X | master.vhd x | Proc.vhd x | Proc.vh
```

```
? 🗗 🗗
   ∑ Project Summary × @ controller.vhd × @ bram.vhd × @ btn_debouncer.vhd × @ IP_bram_wrapper.vhd ×
 /home/dual/cs5190661/vivado/assignment9/assignment9.srcs/sources_1/new/bram.vhd
                           get_IP_bram_module: entity work.IP_bram_wrapper(Behavioral)
port map (clk, bram_en, bram_we, bram_addr, bram_din, bram_dout);
process(clk)
begin

if rising_edge(clk) then
case state is

--default state where both push and pop are available
when IDLE =>
read_done <= '0';
write_done <= '0';
write_done <= '0';
if read_flag = '1' then
state <= ST_PUSH;
elsif write_flag = '1' then
state <= ST_POP;
bram_addr <= std_logic_vector(to_unsigned(tail, 3));
end if;
              72
73
74
75
76
77
78
80
81
82
83
84
85
86
87
88
 10
 (JI
*
 ×
 //
 Ŧ
 V
 107
                                                              bram_addr <= std_logic_vector(to_unsigned(tail, 3));
end if;
-- only pop is available in FULL
when FULL =>
    write_done <= '0';
    if write_flag = '1' then
        read_done <= '0';
        state <= ST_POP;
        bram_addr <= std_logic_vector(to_unsigned(tail, 3));
    elsif read_flag = '1' then
        read_done <= '1';
    else</pre>
              99
91
92
93
94
95
96
97
                                                                                           else
            98
99
100
101
102
103
104
105
106
107
108
109
110
111
                                                                           read_done <= '0';
end if;
only push is available in EMPTY
when EMPTY =>
                                                              -- only push is available in EMPTY
when EMPTY =>
read_done <= '0';
if read_flag = '1' then
    state <= ST_PUSH;
    write_done <= '0';
elsif write_flag = '1' then
    write_done <= '1';
else
    write_done <= '1';
else
    write_done <= '0';
end if;
-- pushes read_value in FIFO queue at head
-- goes to FULL no space
when ST_PUSH =>
    bram_addr <= std_logic_vector(to_unsigned(head, 3));
bram_din <= read_value;
    bram(head) <= read_value;
read_done <= '0';
            112
113
114
115
116
117
```

```
| Project Summary X @ master wind x @ bran, with x
```

