
HOW TO USE SAMRH71 TCM WITH ERROR CORRECTION CODE?

Introduction

This application note provides information about configuring and using Tightly Coupled Memory with Hardened Error Correction Code (TCMHECC) with the Microchip SAMRH71 microcontroller using the MPLAB development environment.

The application note includes:

- An overview of the MICROCHIP SAMRH71
- Guidelines for configuring the TCM in Software

Table of Contents

Introduction.....	1
1. Features.....	3
2. SAMRH71 Microcontroller.....	4
3. TCM Memory VS Cache Memory VS FlexRAM Memory.....	5
4. SAMRH71 TCM Memory.....	6
4.1. TCM Interface Unit (TCU).....	6
4.2. TCM Access.....	6
4.3. TCM Configuration.....	7
4.4. TCM Hardened Error Correction Code (TCMHECC).....	7
5. TCM and ECC Software Implications.....	8
5.1. SAMRH71 Boot Mode.....	8
5.2. ITCM at Address 0x0.....	8
5.3. Mapping ITCM and Vector Table Relocation (VTOR) Register.....	9
5.4. DTCM.....	9
6. Programming Sequence for TCM ECC Application.....	10
7. Example Software.....	11
7.1. Software Flow in MPLAB.....	11
7.2. Example	11
8. Revision History.....	13
8.1. Revision A - 04/2020.....	13
The Microchip Website.....	14
Product Change Notification Service.....	14
Customer Support.....	14
Microchip Devices Code Protection Feature.....	14
Legal Notice.....	14
Trademarks.....	15
Quality Management System.....	15
Worldwide Sales and Service.....	16

1. Features

The Microchip SAMRH71 has the following features:

- Core:
 - ARM® Cortex®-M7 processor running at up to 100 MHz
 - 16-Kbytes Instruction-Cache and 16-Kbytes Data-Cache with Error Correction Code (ECC)
 - Memory Protection Unit (MPU) with 16 zones
 - Single- and double-precision hardware floating point unit
 - DSP instructions, Thumb-2 instruction set
 - Embedded Trace Module (ETM) with instruction trace stream, including Trace Port Interface Unit (TPIU)
- Memory:
 - 128-Kbytes embedded Flash with build in ECC
 - 384-Kbytes embedded SRAM for Tightly Coupled Memory (TCM)
 - 768 Kbytes of multiport SRAM
 - Hardened External Memory Controller (HEMC)

2. SAMRH71 Microcontroller

The aerospace qualified SAMRH71 microcontroller offers a high-performance core, an ARM Cortex-M7, with an advanced memory architecture with up to 768 Kbytes of multi-port internal SRAM and 384 KBytes of TCM memories.


The SAMRH71 has a full set of peripherals, for more information, refer to the datasheet of the device.

To ensure a high-speed, low latency, and deterministic access for time critical code and data, the ARM® Cortex-M7 core is connected to a TCM memory. This TCM memory embeds a TCMHECC module to protect the data from radiation events.

A multilayer Bus MATRIX interconnects the peripherals with the multi-port SRAM (FlexRAM).

An architecture of the SAMRH71 microcontroller is presented in the following image.

Figure 2-1. System Architecture



3. TCM Memory VS Cache Memory VS FlexRAM Memory

This section highlights the key differences between TCM memory, Cache memory, and FlexRAM memory.

Table 3-1. TCM Memory VS Cache Memory VS FlexRAM Memory

Tightly Coupled Memory	Cache Memory	FlexRAM Memory
<p>The processor core has a direct access to this memory. The TCM is running at the same speed as the processor.</p> <p>For the SAMRH71, there are two dedicated interfaces to TCM:</p> <ul style="list-style-type: none"> • The Instruction TCM (128 Kbytes) • The Data TCM (256 Kbytes) 	<p>This is RAM integrated inside the Cortex-M7 core itself.</p> <p>For the SAMRH71, 16 Kbyte of Instruction Cache and 16 Kbyte of Data Cache are available.</p>	<p>This is a 768-Kbyte memory accessed by:</p> <ul style="list-style-type: none"> • The peripherals by the AHB matrix • The processor by its direct connexions
It is part of the system memory map.	it is not part of the system memory map. It does not have a physical memory address.	It is part of the system memory map.
The user can decide the content to be stored in TCM at compilation time.	<p>The user can decide whether to use the cache capabilities on a specific region or not.</p> <p>It shall be enabled and configured before usage.</p>	The user can decide the content to be stored in FlexRAM at compilation time.
It is directly accessible to software.	During the program execution, the cache is loaded with instructions or data fetched from the memory to the CPU.	The memory is directly accessible to software.
It can be accessed both by the CPU and by the DMA.	It cannot be accessed by DMA.	It can be accessed by the CPU and by the DMA through the AHB_S port.
It has deterministic access time. It always takes a single cycle to access the TCM content.	It serves as an intermediate buffer between the processor and the memory to reduce the memory access time. The number of cycles needed to access a memory location differs for a <i>cache-hit</i> or a <i>cache-miss</i> .	It has no deterministic access time.

Note:

TCM content is not cachable. The TCM is directly connected to the Cortex-M7 core by I/DTCM interfaces. It can be accessed at the same speed as the cache without the penalty of a cache-miss or any cache coherence issues.

4. SAMRH71 TCM Memory

The SAMRH71 microcontroller architecture supports two TCM memory instances: Instruction TCM (ITCM) and Data TCM (DTCM).

The base address of each TCM is defined in the product address mapping:

- ITCM at 0x00000000 to 0x0001FFFF
- DTCM at 0x20000000 to 0x2003FFFF

The ITCM overlaps with the HEMC PROM/Flash when it is enabled (the ITCM is not enabled by default). On the contrary, the DTCM is enabled by default.


4.1 TCM Interface Unit (TCU)

The TCM unit interfaces to the following:

- **ITCM:** A single 64-bit interface, to communicate efficiently with the processor.
- **DTCM:** Two 32-bit interfaces. Two 32-bit data can be fetched concurrently in a single cycle from the DTCM.
- **AHBS:** TCM memory can be accessed by DMA through the AHB Slave bus interface enabling peripherals to directly access the TCM memory without any CPU intervention.

The following image shows the interfaces with a TCM unit.

Figure 4-1. TCM Interface




4.2 TCM Access

Read or write requests for each TCM interface are triggered by the following core interfaces.

- Load Store Unit (LSU)
- Pre-Fetch Unit (PFU)
- System AHBS Interface (AHBS)
- Debug Unit (DGU)

The TCM Interface Unit (TCU) contains arbitration logic to manage access requested by various interfaces. The PFU can only read from the TCM, whereas other interfaces can both read and write the TCM.

Figure 4-2. Cortex-M7 Architecture for TCM Interface



4.3 TCM Configuration

The TCM has a fixed configuration:

- 128 Kbytes for the ITCM
- 256 Kbytes for the DTCM

The TCM is accessed at the full processor clock speed (HCK). For the SAMRH71, the HCK can be up to 100 MHz without any wait states.

4.4 TCM Hardened Error Correction Code (TCMHECC)

The TCMHECC is a module embedded in the TCM interface to protect data against radiation effects.

The TCMHECC comprises of:

- Four Hamming encoders/decoders:
 - One Hamming for ITCM MSB – 32 bits
 - One Hamming for ITCM LSB – 32 bits
 - One Hamming for DTCM0 – 32 bits
 - One Hamming for DTCM1 – 32 bits
- An APB end-user interface:
 - To enable/disable the TCMHECC protection
 - To activate/deactivate the TCMHECC test mode for all Hamming blocks (independently in read or write mode)
 - To reset the TCMHECC fixable and unfixable counters
- An APB end-user interface for error status and reporting (either by interruption or by polling):
 - Indicates whether fixable errors have been detected, corrected on-the-fly, and count them
 - Indicates whether unfixable errors have been detected and count them
 - Indicates the address and the origin of the last TCMHECC error detected

5. TCM and ECC Software Implications

The following sections discuss the software implication of the TCM and its associated ECC.

5.1 SAMRH71 Boot Mode

The SAMRH71 can boot from several memories:


- Internal Flash memory through HEFC
- External PROM memory through HEMC

The selection is performed by reading `BOOT_MODE PIO (PF24)` at boot time:

- 0b0: internal Flash memory (HEFC)
- 0b1: external PROM memory (HEMC)

The selection made by the `BOOT_MODE PIO (PF24)` mirrors the address of the selected memory to `0x00000000`, allowing the processor to boot on this memory (PROM and FLASH).

Figure 5-1. Address “0” Mapping on ITCM Configuration



5.2 ITCM at Address 0x0

In the SAMRH71, when enabled, the ITCM region is mapped to `0x0000 0000` in place of the internal flash or the external PROM.

The bit [0] of the `ITCMCR` register is used to enable/disable the ITCM.

- When this bit is set, the Cortex-M7 fetches all the mapped instructions in the ITCM range (0x0 – last ITCM address) through the ITCM interface.

- The flash and PROM memories are still available at their physical memory address starting at 0x1000 0000 or 0x6000 0000 respectively.
- On reset, the ITCM is disabled and bit[0] of the ITCMCR register is cleared.

The Vector table and the start-up code can be located in the external PROM or the Flash.

The Cortex-M7 performs all the instruction accesses after a reset through the AXI bus and does not access the TCM interface. Therefore, the address 0x0000 0000 points to either the internal flash or the external PROM after a reset. However, as soon as the ITCMCR is configured to enable the ITCM, any access at address 0x0000 0000 would be to the ITCM through the TCM interface.

5.3 Mapping ITCM and Vector Table Relocation (VTOR) Register

The default vector table address is 0x0000 0000, if the ITCM is not used, it then points to the internal flash (0x1000 0000) or the external PROM (0x6000 0000) where the vector table is typically located. When an interrupt is triggered, its handler is fetched based on the VTOR offset.

If the ITCM is enabled, the VTOR does not point anymore to the beginning of the vector table located in Flash/PROM but, to the beginning of ITCM. It is necessary to update the VTOR to point to the start address of the Vector table.

There are two possible options to re-map the vector table:

- Write the VTOR register with the address of the interrupt vector table in Flash/PROM
- Copy the vector table to the ITCM and update the VTOR content to point to it

The user can also copy any critical interrupt handlers to ITCM to improve access speed and reduce latency while servicing interrupts. For fast and consistent interrupt responses to time-critical events, both vector table and event handlers should be located in the ITCM.

5.4 DTCM


The DTCM size is fixed to 256 Kbytes.

Bit [0] in DTCMCR can be used to disable/enable the DTCM.

6. Programming Sequence for TCM ECC Application

The following flow chart demonstrates the programming sequence for the TCM ECC application.

Figure 6-1. Programming Sequence




7. Example Software

The MPLAB project provided with this application note contains the linker file - *ATSAMRH71F20B.ld* - located in the *ARSAMRH71F20B* folder. It is available in the path - *C:\Program Files x86)\Microchip\MPLABX\mplab_version\packs\Microchip\SAMRH71_DFP\dfp_version\xc32\ATSAMRH71F20B*.

To set up the linker file to use the TCM, perform the following step.

1. In the MPLAB Harmony configurator, select **System** and then under **Cortex-M7 Configuration**, select the **Enable TCM** option. The ECC for the TCM is enabled by default.

Figure 7-1. Harmony System Overview



7.1 Software Flow in MPLAB

The code flow at startup in MPLAB is from *Reset_Handler()* and can be found in the *startup_xc32.c* file.

Reset_Handler() :

1. *TCM_EccInitialize()* : Initializes TCM with ECC.
2. *__pic32c_data_initialization()*: Initializes data after TCM is enabled.
3. *SCB->VTOR = ((uint32_t) pSrc & SCB_VTOR_TBLOFF_Msk)*: Sets the Vector table address in FLASH.
4. *__libc_init_array()*: Initializes the C library.
5. *Main()*: launch application's main function.

TCM_EccInitialize() :

1. *TCMECC_REGS->TCMECC_CR = 0x0* → deactivates TCMHECC.
2. *SCB->ITCMCR = (SCB_ITCMCR_EN_Msk)* → activates ITCM and deactivates RMW and RETRY.
3. *SCB->DTCMCR = (SCB_DTCMCR_EN_Msk)* → activates DTCM and deactivates RMW and RETRY.
4. ITCM and DTCM read and write back chunk of data loops.
5. *SCB->ITCMCR = (SCB_ITCMCR_EN_Msk | SCB_ITCMCR_RMW_Msk | SCB_ITCMCR_RETEN_Msk)* → activates RMW, RETRY, and ITCM.
6. *SCB->DTCMCR = (SCB_DTCMCR_EN_Msk | SCB_DTCMCR_RMW_Msk | SCB_DTCMCR_RETEN_Msk)* → activates RMW, RETRY, and DTCM.
7. *TCMECC_REGS->TCMECC_CR = 0x1* → activates TCMHECC.

7.2 Example

An example can be found in the MPLAB example directories, where, only the DTCM is used.

In the example code, in *main_rh71.c*, three buffers: *writeBuffer*, *readBuffer*, and *echoBuffer* are defined and placed in DTCM by using *__attribute__((tcm))*.

```
static char __attribute__((tcm)) writeBuffer[] = "**** Data TCM Demo \n****\n**** Demo uses TCM memory to handle cache coherency \n****\n**** Type a buffer of 10 characters and observe it echo back \n****\n**** LED toggles on each time buffer is echoed ****\n";
static char __attribute__((tcm)) readBuffer[READ_SIZE] = {};
static char __attribute__((tcm)) echoBuffer[READ_SIZE + 3] = {};
```

- *SYS_Initialize* function initialises clocks PIOs, XDMAC, and UART on Flexcom1 and NVIC.
- *XDMAC* function transfers data from UART to DTCM and vice versa.

- `memcpy(echoBuffer, readBuffer, READ_SIZE)` function copies data from `readBuffer` to `echoBuffer`.

As shown in the following image, after executing the code, you can see in the DTCM (Address 0x2000 0000) the `writeBuffer` variable.

Note: If you want to use the ITCM, use the same `__attribute__((tcm))` for your functions

Figure 7-2. Execution Memory

Address	00	02	04	06	08	0A	0C	0E	ASCII
									DTCM Memory
2000_0000	2A2A	2A2A	4420	7461	2061	4354	204D	6544	**** Dat a TCM De
2000_0010	6F6D	2A20	2A2A	0D2A	2A0A	2A2A	202A	6544	mo ****. **** De
2000_0020	6F6D	7520	6573	2073	4354	204D	656D	6F6D	mo uses TCM memo
2000_0030	7972	7420	206F	6168	646E	656C	6320	6361	ry to ha ndle cac
2000_0040	6568	6320	686F	7265	6E65	7963	2A20	2A2A	he coher ency ***
2000_0050	0D2A	2A0A	2A2A	202A	7954	6570	6120	6220	*..**** Type a b
2000_0060	6675	6566	2072	666F	3120	2030	6863	7261	uffer of 10 char
2000_0070	6361	6574	7372	6120	646E	6F20	7362	7265	acters a nd obser
2000_0080	6576	6920	2074	6365	6F68	6220	6361	206B	ve it ec ho back
2000_0090	2A2A	2A2A	0A0D	2A2A	2A2A	4C20	4445	7420	****..** ** LED t
2000_00A0	676F	6C67	7365	6F20	206E	6165	6863	7420	oggles o n each t
2000_00B0	6D69	2065	7562	6666	7265	6920	2073	6365	ime buff er is ec
2000_00C0	6F68	6465	2A20	2A2A	0D2A	000A	0000	0000	hoed *** *.....

8. Revision History

8.1 Revision A - 04/2020

Initial revision.

The Microchip Website

Microchip provides online support via our website at <http://www.microchip.com/>. This website is used to make files and information easily available to customers. Some of the content available includes:

- **Product Support** – Data sheets and errata, application notes and sample programs, design resources, user's guides and hardware support documents, latest software releases and archived software
- **General Technical Support** – Frequently Asked Questions (FAQs), technical support requests, online discussion groups, Microchip design partner program member listing
- **Business of Microchip** – Product selector and ordering guides, latest Microchip press releases, listing of seminars and events, listings of Microchip sales offices, distributors and factory representatives

Product Change Notification Service

Microchip's product change notification service helps keep customers current on Microchip products. Subscribers will receive email notification whenever there are changes, updates, revisions or errata related to a specified product family or development tool of interest.

To register, go to <http://www.microchip.com/pcn> and follow the registration instructions.

Customer Support

Users of Microchip products can receive assistance through several channels:

- Distributor or Representative
- Local Sales Office
- Embedded Solutions Engineer (ESE)
- Technical Support

Customers should contact their distributor, representative or ESE for support. Local sales offices are also available to help customers. A listing of sales offices and locations is included in this document.

Technical support is available through the website at: <http://www.microchip.com/support>

Microchip Devices Code Protection Feature

Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Legal Notice

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with

your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

Trademarks

The Microchip name and logo, the Microchip logo, Adaptec, AnyRate, AVR, AVR logo, AVR Freaks, BesTime, BitCloud, chipKIT, chipKIT logo, CryptoMemory, CryptoRF, dsPIC, FlashFlex, flexPWR, HELDO, IGLOO, JukeBlox, KeeLoq, Kleer, LANCheck, LinkMD, maXStylus, maXTouch, MediaLB, megaAVR, Microsemi, Microsemi logo, MOST, MOST logo, MPLAB, OptoLyzer, PackeTime, PIC, picoPower, PICSTART, PIC32 logo, PolarFire, Prochip Designer, QTouch, SAM-BA, SenGenuity, SpyNIC, SST, SST Logo, SuperFlash, Symmetricom, SyncServer, Tachyon, TempTrackr, TimeSource, tinyAVR, UNI/O, Vectron, and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

APT, ClockWorks, The Embedded Control Solutions Company, EtherSynch, FlashTec, Hyper Speed Control, HyperLight Load, IntelliMOS, Libero, motorBench, mTouch, Powermite 3, Precision Edge, ProASIC, ProASIC Plus, ProASIC Plus logo, Quiet-Wire, SmartFusion, SyncWorld, Temux, TimeCesium, TimeHub, TimePictra, TimeProvider, Vite, WinPath, and ZL are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Adjacent Key Suppression, AKS, Analog-for-the-Digital Age, Any Capacitor, AnyIn, AnyOut, BlueSky, BodyCom, CodeGuard, CryptoAuthentication, CryptoAutomotive, CryptoCompanion, CryptoController, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, EtherGREEN, In-Circuit Serial Programming, ICSP, INICnet, Inter-Chip Connectivity, JitterBlocker, KleerNet, KleerNet logo, memBrain, Mindi, MiWi, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, PowerSmart, PureSilicon, QMatrix, REAL ICE, Ripple Blocker, SAM-ICE, Serial Quad I/O, SMART-I.S., SQI, SuperSwitcher, SuperSwitcher II, Total Endurance, TSHARC, USBCheck, VariSense, ViewSpan, WiperLock, Wireless DNA, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

The Adaptec logo, Frequency on Demand, Silicon Storage Technology, and Symmcom are registered trademarks of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2020, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

ISBN: 978-1-5224-5867-8

Quality Management System

For information regarding Microchip's Quality Management Systems, please visit <http://www.microchip.com/quality>.

Worldwide Sales and Service

AMERICAS	ASIA/PACIFIC	ASIA/PACIFIC	EUROPE
Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: http://www.microchip.com/support Web Address: http://www.microchip.com	Australia - Sydney Tel: 61-2-9868-6733 China - Beijing Tel: 86-10-8569-7000 China - Chengdu Tel: 86-28-8665-5511 China - Chongqing Tel: 86-23-8980-9588 China - Dongguan Tel: 86-769-8702-9880 China - Guangzhou Tel: 86-20-8755-8029 China - Hangzhou Tel: 86-571-8792-8115 China - Hong Kong SAR Tel: 852-2943-5100 China - Nanjing Tel: 86-25-8473-2460 China - Qingdao Tel: 86-532-8502-7355 China - Shanghai Tel: 86-21-3326-8000 China - Shenyang Tel: 86-24-2334-2829 China - Shenzhen Tel: 86-755-8864-2200 China - Suzhou Tel: 86-186-6233-1526 China - Wuhan Tel: 86-27-5980-5300 China - Xian Tel: 86-29-8833-7252 China - Xiamen Tel: 86-592-2388138 China - Zhuhai Tel: 86-756-3210040	India - Bangalore Tel: 91-80-3090-4444 India - New Delhi Tel: 91-11-4160-8631 India - Pune Tel: 91-20-4121-0141 Japan - Osaka Tel: 81-6-6152-7160 Japan - Tokyo Tel: 81-3-6880-3770 Korea - Daegu Tel: 82-53-744-4301 Korea - Seoul Tel: 82-2-554-7200 Malaysia - Kuala Lumpur Tel: 60-3-7651-7906 Malaysia - Penang Tel: 60-4-227-8870 Philippines - Manila Tel: 63-2-634-9065 Singapore Tel: 65-6334-8870 Taiwan - Hsin Chu Tel: 886-3-577-8366 Taiwan - Kaohsiung Tel: 886-7-213-7830 Taiwan - Taipei Tel: 886-2-2508-8600 Thailand - Bangkok Tel: 66-2-694-1351 Vietnam - Ho Chi Minh Tel: 84-28-5448-2100	Austria - Wels Tel: 43-7242-2244-39 Fax: 43-7242-2244-393 Denmark - Copenhagen Tel: 45-4450-2828 Fax: 45-4485-2829 Finland - Espoo Tel: 358-9-4520-820 France - Paris Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79 Germany - Garching Tel: 49-8931-9700 Germany - Haan Tel: 49-2129-3766400 Germany - Heilbronn Tel: 49-7131-72400 Germany - Karlsruhe Tel: 49-721-625370 Germany - Munich Tel: 49-89-627-144-0 Fax: 49-89-627-144-44 Germany - Rosenheim Tel: 49-8031-354-560 Israel - Ra'anana Tel: 972-9-744-7705 Italy - Milan Tel: 39-0331-742611 Fax: 39-0331-466781 Italy - Padova Tel: 39-049-7625286 Netherlands - Drunen Tel: 31-416-690399 Fax: 31-416-690340 Norway - Trondheim Tel: 47-72884388 Poland - Warsaw Tel: 48-22-3325737 Romania - Bucharest Tel: 40-21-407-87-50 Spain - Madrid Tel: 34-91-708-08-90 Fax: 34-91-708-08-91 Sweden - Gothenberg Tel: 46-31-704-60-40 Sweden - Stockholm Tel: 46-8-5090-4654 UK - Wokingham Tel: 44-118-921-5800 Fax: 44-118-921-5820