



**United International University (UIU)**  
**Dept. of Computer Science & Engineering (CSE)**


**Final Exam. Trimester: Summer 2020**

**Course Code: CSE 1325, Course Title: DIGITAL LOGIC DESIGN**

**Total Marks: 25 Duration: 1 hour 15 minutes + 15 minutes (for uploading)**

**Answer any 3 Questions from Q1 to Q4 [ $3 \times 5 = 15$ ]**

- Design a sequential circuit for the given state diagram using **D flip-flops**. You must show [5]  
 (a) flip-flops' input table  
 (b) K-map minimizations of inputs and output  
 (c) the logic diagram



<b>Flip-Flop Excitation Tables</b>			
<b>(a) JK Flip-Flop</b>			
$Q(t)$	$Q(t+1)$	J	K
0	0	0	X
0	1	1	X
1	0	X	1
1	1	X	0

- Using **J-K flip-flops**, design a synchronous counter that goes through the sequence, 3, 5, 6, 7, 1, 4 ... and repeat. You have to show [5]  
 (a) the flip-flops' input table  
 (b) flip-flops' input equations  
 (c) the logic diagram.
- A sequential circuit with two D flip-flops A and B, one input X, and one output Z is specified by the following equations: [5]  

$$D_A = \bar{B}X + AX, \quad D_B = \bar{A}X, \quad Z = AB$$
 (a) draw the logic diagram of this circuit  
 (b) derive the state table and  
 (c) draw the state diagram.
- Design a 4-bit ripple counter with two control bits C and D. The circuit counts up when the control variable C is logic 'HIGH' and counts down when C is logic 'LOW'. The circuit will work only if D = 1 and remains unchanged if D = 0. [5]

**Answer any 2 Questions from Q5 to Q7 [ $2 \times 5 = 10$ ]**

- Design a 4-input Priority Encoder with inputs D<sub>0</sub>, D<sub>1</sub>, D<sub>2</sub>, D<sub>3</sub> and outputs Y<sub>1</sub>, Y<sub>0</sub>. Y<sub>1</sub> and Y<sub>0</sub> are the two bits representing the binary equivalent of the inputs D<sub>s</sub>. For example, D<sub>0</sub> is encoded to 00, D<sub>1</sub> to 01 and so on. [5]  
 (a) Derive the truth table of the priority encoder where priority is set according to the following sequence of priority from highest to lowest D<sub>1</sub> > D<sub>3</sub> > D<sub>0</sub> > D<sub>2</sub>.  
 (b) Derive the Boolean expressions for Y<sub>1</sub> and Y<sub>0</sub>.  
 (c) Draw the circuit diagram.
- a) Is it possible to use a 16 × 1 MUX as a 4 × 1 MUX? Explain your answer with necessary diagram. [2]  
 b) Implement a 3 × 8 line decoder using 1 × 2 line decoders only. [3]

7. (a) Implement the following Boolean function using a  $8 \times 1$  line multiplexer and other basic gates. [2]

$$F(A, B, C, D) = \prod M(0, 2, 3, 7, 9, 13, 14, 15)$$

- (b) Suppose you have to build a circuit with a 4-bit number as input and 2 output bits,  $O_1$  and  $O_0$ . [3]
- If the input number is even,  $O_1$  will be '1' otherwise it will be '0'.
  - If the input number is divisible by 6,  $O_0$  will be '1' otherwise it will be '0'.
- Implement this circuit using a single decoder of your choice and OR gates only.