# Week-2 Lesson-1 Internal Architecture of 8086

# CSE-231: MICROPROCESSOR & ASSEMBLY LANGUAGE


#### **REFERENCES**:

- 1. Assembly language programming and organization of the IBM PC Charles Marut chapter 1 (sec 1.1.2, 1.2), chapter 3.
- 2. Microprocessors and interfacing programming and hardware, second edition, D. V. Hall chapter 2

### Internal Architecture of 8086

The 8086 microprocessor is internally divided into two separate functional units.

- These are the Bus Interface Unit (BIU) and the Execution Unit (EU). The BIU fetches instructions, reads data from memory and ports, and writes data to memory and I/O ports. The EU executes instructions that have already been fetched by the BIU. The BIU and EU function independently.
- The BIU's instruction queue is a First-In First-out (FIFO) group of registers in which up to six bytes of instruction code are perfected from memory ahead of time.
- The BIU contains a dedicated adder, which is used to produce the 20-bit address.
- The bus control logic of the BIU generates all the bus control signals such as read and write signals for



## Functionality of Segment Registers of 8086

- The BIU has four 16-bit segment registers. These are the Code Segment (CS) register, the Data Segment (DS) register, the Stack Segment (SS) register, and the Extra Segment (ES) register.
- The SS register points to the current stack. The 20-bit physical stack address is calculated from SS and SP for stack instruction such as PUSH and POP.
- The DS register points to the current data segment; operands for most instructions are fetched from this segment. The 16-bit contents of Source Index (SI) or Destination Index (DI) are used as offset for computing the 20-bit physical address.
- The ES register points to the extra segment in which data (in excess of 64k pointed to by DS) is stored. String instructions always use ES and DI to determine the 20-bit physical address for the destination.

## Functionality of Segment Registers of 8086

• The BIU computes the 20-bit physical address internally using the programmer-provided logical address(16-bit contents of CS and IP) by logically shifting the contents of CS four bits to left and then adding the 16-bit contents of IP. For example, if [CS] = (456A)16 and [IP] = (1620)16, then the 20-bit physical address is generated by the BIU as follows:

Four times logically shifted [CS] to left = (456Ao) 16 + [IP] as offset = (1620)16 20-bit physical address = (46CCo)16

### Maths

Calculating 20-bit Physical Address
 Formula
 Physical Address = Segment X 10h + Offset

Examples

# Example 3.1

**Example 3.1** For the memory location whose physical address is specified by 1256Ah, give the address in segment:offset form for segments 1256h and 1240h.

**Solution:** Let X be the offset in segment 1256h and Y the offset in segment 1240h. We have

$$1256Ah = 12560h + X$$
 and  $1256Ah = 12400h + Y$ 

and so

$$X = 1256 \text{Ah} - 12560 \text{h} = \text{Ah} \text{ and } Y = 1256 \text{Ah} - 12400 \text{h} = 16 \text{Ah}$$

thus-

# Example 3.2

Example 3.2 A memory location has physical address 80FD2h. In what segment does it have offset BFD2h?

Solution: We know that

physical address = segment  $\times$  10h + offset

Thus

segment × 10h = physical address - offset

· in this example

physical address = 80FD2h - offset = BFD2h segment × 10h = .75000h


So the segment must be 7500h.

### Do Exercise

- Determine the physical address of a memory location given by 0A51:CD90h.
- 5. A memory location has a physical address 4A37Bh. Compute
  - a. the offset address if the segment number is 40FFh.
  - b. the segment number if the offset address is 123Bh.

### Segment Address of 8086

• The segment can be continuous, partially overlapped, fully overlapped, or disjoint. An example of how five (segment o through segment 4) may be stored in physical memory are shown.




### Registers of 8086

#### **General Registers**




- AX (Primary accumulator)
- BX (Base, accumulator)
- CX (Counter, accumulator)
- DX (Data, accumulator)

#### Segment Registers



Stack Segment Extra Segment

#### Pointer & Index Registers



Base Pointer
Stack Pointer
Instruction Pointer

#### Status Register



Status Flags

### General Purpose Registers

- AX the accumulator register (divided into AH / AL):
  - 1. Generates shortest machine code
  - 2. Arithmetic, logic and data transfer
  - 3. One number must be in AL or AX
  - 4. Multiplication & Division
  - 5. Input & Output
- BX the base address register (divided into BH / BL).
- CX the count register (divided into CH / CL):
  - 1. Iterative code segments using the LOOP instruction
  - 2. Repetitive operations on strings with the REP command
  - 3. Count (in CL) of bits to shift and rotate
- DX the data register (divided into DH / DL):
  - 1. DX:AX concatenated into 32-bit register for some MUL and DIV operations
  - 2. Specifying ports in some IN and OUT operations

### Pointer and Index Registers

### • SI - source index register:

- 1. Can be used for pointer addressing of data
- 2. Used as source in some string processing instructions
- 3. Offset address relative to DS

### DI - destination index register:

- 1. Can be used for pointer addressing of data
- 2. Used as destination in some string processing instructions
- 3. Offset address relative to ES

### BP - base pointer:

- 1. Primarily used to access parameters passed via the stack
- 2. Offset address relative to SS

### • SP - stack pointer:

- 1. Always points to top item on the stack
- 2. Offset address relative to SS
- 3. Always points to word (byte at even address)
- 4. An empty stack will had SP = FFFEh

### Segment Registers

- **CS** points at the segment containing the current program.
- **DS** generally points at segment where variables are defined.
- **ES** extra segment register, it's up to a coder to define its usage.
- **SS** points at the segment containing the stack.


### Special Purpose Registers

- IP the instruction pointer:
  - 1. Always points to next instruction to be executed
  - 2. Offset address relative to CS
- IP register always works together with CS segment register and it points to currently executing instruction.

### Flag Register

- The 8086 have six one-bit flags.
  - 1. AF (Auxiliary carry flag) is used by BCD bit) into the high nibble or a borrow from the high nibble into the low nibble of the low-order 8-bit of a 16-bit number.
  - 2. CF (Carry Flag) is set if there is a carry from addition or borrow from subtraction.
  - 3. OF (Overflow Flag) is set if there is an arithmetic overflow, that is, if the size of the result exceeds the capacity of the destination location. An interrupt on overflow instructions is available which will generate an interrupt in this situation.
  - 4. SF (Sign Flag) is set if the most significant bit of the result is one (Negative) and is cleared to zero for non-negative result.
  - 5. PF (Parity Flag) is set if the result has even parity; PF is zero for odd parity of the result.
  - 6. ZF (Zero Flag) is set if the result is zero; ZF is zero for non-zero result.

### Flag Registers



# Flag Register

- The 8086 has three control bits in the flag register which can be set or reset by the programmer:
  - 1. Setting DF (Direction Flag) to one causes string instructions to auto decrement and clearing DF to zero causes string instructions to auto increment.
  - 2. Setting IF (Interrupt Flag) to one causes the 8086 to recognize external mask able interrupts; clearing IF to zero disables these interrupts.
  - 3. Setting TF (Trace Flag) to one places the 8086 in the single-step mode. In this mode, the 8086 generate an internal interrupt after execution of each instruction.

# Thank you