

Sifat Abdullah

19101384

Sec: 01

CSE350 (lab 3)

lab report

R₂ = 1384

A	B	V _A	V _B	V ₀	V ₁	V ₂	V ₃	V ₄	V ₅	V ₆
0	0	0	0	4.61	0.717	0.007	9.58×10^{-08}	5	4.803	5
0	1	0	5	4.61	0.755	0.049	9.6×10^{-08}	5	4.803	5
1	0	5	0	4.61	0.755	0.049	9.6×10^{-08}	5	4.803	5
1	1	5	5	0.012	2.723	2.015	1.115	1.206	0.609	4.98

① we know in nand gate when both the output is high only then the output will be low. in all other cases the output will be high. in our circuit we can see the same scenario. so, it works like an nand gate. when one input is low the Q₁ is in saturation, Q₂ will be cutoff so, Q₃ will be in active mode. then the output becomes high. when both the ^{input} ~~output~~ is high the Q₁ is in reverse active, Q₂ is in saturation so, then Q₃ will be in cutoff so the output is low.



