EMB3 Advanced Programmable Electronics

Lecture 2
Thursday, February
Jørgen Christian Larsen
jcla@mmmi.sdu.dk

Lecture Overview

- Why use simulation?
- VHDL for synthesis / simulation
- Simulation
- **Testbenches**
- Quick VHDL recap
- ISim demonstration
- **FSM**
- Exercise
- **Project**
 - VGA Generator module
 - Groups
 - **Blokdiagrams**
- Next time

Why use simulation?

- No FPGA hardware is necessary
- Better access to signals
- Can simulate all situations
- Compilation for synthesis is fast

VHDL for synthesis / simulation

- Very High Speed Integrated Circuit Hardware Description
 Language
- Created by the US Department of Defense in the 1980s
- Intended as a description language for existing circuits
- Only a part of VHDL is synthesizable, much is simulation-only
 - VHDL is synthesized in constructs / templates
 - Demonstration (Xilinx Templates)

Simulators

- Several simulators exists
- For Xilinx FPGAs the two main contenders are:
- **ISim**
 - Highly integrated in the toolchain
 - Only for Xilinx FPGAs
- **ModelSim**
 - Standalone simulator
 - Supports multiple FPGA vendors

ISim

- Highly integrated in the toolchain
- Only for Xilinx FPGAs
- 2 basic simulation modes
 - Functional simulation
 - Behavioral (RTL simulation) [fast]
 - Post Translate (Post-NGDBuild) [medium]
 - Timing simulation
 - Post Map (Partial Timing / Block Delays) [slow]
 - Post Route (Post Place and Route) [very slow]


Creating stimulus

- Manually inside the simulator
 - Set the current value of specific signals
 - Either using the GUI or command line

Scripted

- Scripted version of the manual way
- Good for automated testing
- **Testbench**

Simulation




Creating stimulus

- Manually inside the simulator
- Scripted

Testbench

- Basically an extra VHDL module
- May use all VHDL constructs (including simulation-only constructs)
- Allows advanced functionality/stimulus, that reacts to the VHDL module under test.
- Simulator independent

Testbench



Best Practices

- Create testbenches for all modules
- Create testbenches based on requirement specification
- Cover all special cases
- Run tests whenever a module is modified
- Good investment of time, especially in medium to large projects

Hardware Co-Simulation

- Complementary to the tool-based HDL simulation
- Enables simulation of a design or portion of a design
- Offloads the computational work of running a simulation to the FPGA hardware
 - Accelerates simulation
 - In-Hardware functional verification
 - Bit-and-cycle accurate
 - Requires a Board Support File
 - Non Xilinx boards need a custom file (Easy to make though)

Further Reading

 Xilinx ISim manual: http://www.xilinx.com/support/documentation/sw-manuals/xilinx13-4/plugin_ism.pdf

- Xilinx ISim Tutorial:
 http://www.xilinx.com/support/documentation/sw-manuals/xilinx14-4/ug682.pdf
- Xilinx ISim Hardware Co-Simulation Tutorial: http://www.xilinx.com/support/documentation/sw-manuals/xilinx14-4/ug817 fft sim tutorial.pdf

Quick VHDL recap

- Hierarchical design
 - VHDL modules as "black" box components
- Old-school method
 - Necessarry when building libraries with cross dependencies

Declare first

```
COMPONENT encoder is
PORT (
     clk i : IN std logic;
     reset i : IN std_logic;
     enc a i : IN std logic;
     enc b i : IN std logic;
     count o : OUT SIGNED(7 downto 0)
END COMPONENT;
```

- then instantiate

```
<instance name>: encoder
PORT MAP (
      clk i => clk,
       reset i => reset,
       enc a i =  enc a,
       enc b i =  enc b,
       count o => count
       );
```

```
Library/pack.
                  LIBRARY ieee;
declarations
                  USE ieee.std logic 1164.all;
                  ENTITY mycircuit th IS
   Entity
                    GENERIC (...);
 (no PORT)
                  END ENTITY;
                  ARCHITECTURE testbench OF mycircuit tb IS
              10
                    ----DUT declaration:----
              11
                    COMPONENT mycircuit IS
                      PORT (a, b: IN STD LOGIC;
                            y: OUT STD LOGIC);
                                                                     Component
              14
                    END COMPONENT;
                                                                     and signal
              15
                    ----Signal declarations:----
                                                                     declarations
              16
                    SIGNAL a tb: STD LOGIC := '1';
              17
                    SIGNAL b tb: STD LOGIC := '0';
                    SIGNAL y tb: STD LOGIC;
              19
                  BEGIN
              20
                    ---- DUT instantiation: --
                                                                     Component
Architecture
              21
                    dut: mycircuit
                                                                     instantiation
                   PORT MAP (a=>a tb, b=>b tb, y=>y tb);
                                                                      Stimulus
                    ----Stimuli generation:-----
              24
                                                                      generation
                    a tb <= '0' AFTER 25ns, ...;
                                                                      (with AFTER
                    b tb <= '1' AFTER 40ns, ...;
                                                                      or WAIT FOR)
              26
                    ----Output verification (optional):
              27
                    PROCESS
                                                                      Output
              28
                    BEGIN
                                                                      verification
                    WAIT FOR ...
                  ASSERT (y tb=y)...
                                                                      (optional)
              30
              31
                    END PROCESS;
                  END ARCHITECTURE;
              33
```

Figure 10.9 VHDL template for testbenches.

Quick VHDL recap

Libraries

Use:

```
std_logic_I164
                       (standard)
                       (contains SIGNED, UNSIGNED, etc.)
numeric std
 Others
```

Do NOT use:

```
std_logic_arith
                         (implementations vary!)
std_logic_signed
                         (may be used for backwards-
std logic unsigned
                         compatibility if absolutely necessary)
```

VHDL for simulation

- Simulation-only example
 - wait:

```
process
begin
  CLK <= '1';
  wait for 10 ns;
  CLK <= '0';
  wait for 10 ns;
end process;
```

FSM




Figure 11.1

Three equivalent state transition diagrams: (a) Explicitly specified; (b) Using the "else" keyword; (c) With implicit "else" conditions.

FSM

```
LIBRARY ieee;
    USE ieee.std logic 1164.all;
    ENTITY <entity name> IS
       PORT (clk, rst: IN STD LOGIC;
 6
             input: IN <data type>;
             output: OUT <data type>);
 8
    END <entity name>;
10
11
    ARCHITECTURE <architecture name> OF <entity name> IS
12
       TYPE state IS (A, B, C, ...);
13
       SIGNAL pr state, nx state: state;
       ATTRIBUTE ENUM ENCODING: STRING; -- optional attribute
14
       ATTRIBUTE ENUM ENCODING OF state: TYPE IS "sequential";
15
16
    BEGIN
```

#I: Page 279-280

FSM

```
-----Lower section of FSM:----
17
18
       PROCESS (clk, rst)
19
       BEGIN
20
           IF (rst='1') THEN
21
              pr state <= A;</pre>
22
          ELSIF (clk'EVENT AND clk='1') THEN
23
              pr state <= nx state;</pre>
24
           END IF;
25
       END PROCESS;
```

#I: Page 279-280

```
26
       -----Upper section of FSM:-----
27
       PROCESS (pr state, input)
28
       BEGIN
29
          CASE pr state IS
30
             WHEN A =>
31
                 output <= <value>;
32
                 IF (input=<value>) THEN
33
                    nx state <= B;
34
35
                 ELSE
36
                    nx state <= A;
37
                 END IF;
38
             WHEN B =>
39
                 output <= <value>;
40
                 IF (input=<value>) THEN
41
                    nx state <= C;</pre>
42
43
                 ELSE
44
                    nx state <= B;
                 END IF # I : Page 279-280
45
```

```
42
43
                ELSE
44
                    nx state <= B;
45
                 END IF;
46
             WHEN ...
47
          END CASE;
48
       END PROCESS;
49
       ----Output section (optional):----
50
       PROCESS (clk, rst)
51
       BEGIN
52
          IF (rst='1') THEN
53
             new output <= <value>;
54
          ELSIF (clk'EVENT AND clk='1') THEN --or clk='0'
55
             new output <= output;</pre>
56
          END IF;
57
       END PROCESS;
58
    END <architecture name>;
59
```

#I: Page 279-280

Exercise

- Build a FSM that switches the diodes on the board in a sequential order.
- It should have a button for switching to the next state
- It should have a button for reset.




Project

- Groups
- **Blokdiagrams**
- VGA generator

VGA generator

- VGA Generator module to instantiate in a testbench to use for your project.
- Can NOT be synthesized
- Generates a single, static image (The pong game start-screen)
 - R, G and B signals
 - H- and V-sync signals
 - N.B. the generated image is in color, the image in the game is only in black and white.

VGA generator



Tasks for next time

- Read ALL the mandatory material:
 - See "Reading Materiale" on BlackBoard
- Work on / Update your blockdiagram
- Play with the VGA-Generator module
 - Create a VHDL module that can locate the ball and the left+right bat's
 - Create a testbench
 - Instantiate your Object-locator module and the VGA generator module and test if your code works!