# MIPI D-PHY v4.3

# LogiCORE IP Product Guide

**Vivado Design Suite** 

PG202 (v4.3) May 10, 2023

AMD Adaptive Computing is creating an environment where employees, customers, and partners feel welcome and included. To that end, we're removing non-inclusive language from our products and related collateral. We've launched an internal initiative to remove language that could exclude people or reinforce historical biases, including terms embedded in our software and IPs. You may still find examples of non-inclusive language in our older products as we work to make these changes and align with evolving industry standards. Follow this <u>link</u> for more information.





# **Table of Contents**

Chapter 1: Introduction	
Features	∠
IP Facts	5
Chapter 2: Overview	ı
Navigating Content by Design Process	
Feature Summary	
Applications	
Unsupported Features	
Licensing and Ordering	
Chapter 3: Product Specification	
Standards	
MIPI D-PHY TX (Master) Core Architecture	
MIPI D-PHY RX (Slave) Core Architecture	
MIPI D-PHY Splitter Bridge Mode	
Performance and Resource Use	
Port Descriptions	
Register Space	
Chapter 4: Designing with the Core	31
General Design Guidelines	
Shared Logic	
I/O Planning for UltraScale+ Devices	
I/O Planning for Versal Devices	
Clocking	
Resets	
Protocol Description	
Chapter 5: Design Flow Steps	64
Customizing and Generating the Core	
Constraining the Core	73



Simulation	75
Synthesis and Implementation	75
Chapter 6: Example Design	76
Overview	
Simulating the Example Design	77
Chapter 7: Test Bench	78
Appendix A: Verification, Compliance, and Interoperability	80
Hardware Validation	80
Appendix B: Debugging	82
Finding Help with AMD Adaptive Computing Solutions	
Debug Tools	
Simulation Debug	84
Hardware Debug	85
AXI4-Lite Interface Debug	87
Appendix C: Pin and Bank Rules	88
Pin and Bank Rules for Versal Adaptive SoCs	
Pin Rules for Zynq UltraScale+ MPSoC Devices	88
Pin Rules for 7 Series FPGAs	95
Appendix D: Additional Resources and Legal Notices	96
Finding Additional Documentation	
Support Resources	
References	97
Revision History	97
Please Read: Important Legal Notices	99



## Chapter 1

## Introduction

The AMD MIPI D-PHY Controller is designed for transmission and reception of video or pixel data for camera and display interfaces. The core is used as the physical layer for higher level protocols such as the Mobile Industry Processor Interface (MIPI) Camera Serial Interface (CSI-2) and Display Serial Interface (DSI).

This product guide provides information about using, customizing, and simulating the core for AMD UltraScale+™ and 7 series FPGA families as well as AMD Versal™ Adaptive SoCs. It also describes the core architecture and provides details on customizing and interfacing to the core.

#### **Features**

- Compliant to MIPI Alliance Standard for D-PHY Specification, version 2.0.
- Synchronous transfer at high-speed mode with a bit rate of 80-3200 Mbps depending on the device family and speed grade. For details about line rate support, refer to the respective data sheets.
- One clock lane and up to four data lanes for TX configuration.
- One clock lane and up to eight data lanes for RX configuration.
- Asynchronous transfer at low-power mode with a bit rate of 10 Mbps.
- Ultra low-power mode, and high-speed mode for clock lane.
- Ultra low-power mode, high-speed mode, and escape mode for data lane.
- PHY-Protocol Interface (PPI) to connect CSI-2 and DSI applications.
- Optional AXI4-Lite interface for register access.



### **IP Facts**

AMD LogiCORE™ IP Facts Table			
	Core Specifics		
Supported Device Family <sup>1</sup>	AMD Versal™ Adaptive SoC, AMD UltraScale+™ Families, AMD Zynq™ UltraScale+™ MPSoC, AMD Zynq™ 7000 SoC, 7 series FPGAs		
Supported User Interfaces	PPI, AXI4-Lite		
Resources	Performance and Resource Use web page		
	Provided with Core		
Design Files	Encrypted RTL		
Example Design	Verilog		
Test Bench	Verilog		
Constraints File	Xilinx Design Contraints (XDC)		
Simulation Model	Not Provided		
Supported S/W Driver	N/A		
	Tested Design Flows <sup>2</sup>		
Design Entry	AMD Vivado™ Design Suite		
Simulation	For supported simulators, see the Vivado Design Suite User Guide: Release Notes, Installation, and Licensing.		
Synthesis	Vivado Synthesis		
Support			
Release Notes and Known Issues	Master Answer Records: 54550		
All Vivado IP Change Logs	Master Vivado IP Change Logs: 72775		
	Support web page		

#### Notes:

- 1. For a complete list of supported devices, see the AMD Vivado™ IP catalog.
- For the supported versions of the tools, see the Vivado Design Suite User Guide: Release Notes, Installation, and Licensing.

## Overview

The MIPI D-PHY Controller is a full-featured IP core, incorporating all the necessary logic to properly communicate on this high-speed I/O interface standard. The core supports transmission/reception of camera sensor and video data from/to a standard-format PHY-Protocol Interface (PPI) using the high-speed SelectIO™ interface.

The following figure shows a high-level view of the MIPI D-PHY with all its components:




Figure 1: D-PHY IP Overview

X23420-102319

## **Navigating Content by Design Process**

AMD Adaptive Computing documentation is organized around a set of standard design processes to help you find relevant content for your current development task. All AMD Versal™ Adaptive SoC design process Design Hubs and the Design Flow Assistant materials can be found on the Xilinx.com website. This document covers the following design processes:

Hardware, IP, and Platform Development: Creating the PL IP blocks for the hardware
platform, creating PL kernels, functional simulation, and evaluating the AMD Vivado™ timing,
resource use, and power closure. Also involves developing the hardware platform for system
integration. Topics in this document that apply to this design process include:



- Port Descriptions
- Register Space
- Clocking
- Resets
- Customizing and Generating the Core
- Chapter 6: Example Design

## **Feature Summary**

The MIPI D-PHY Controller can be configured as a Master (TX) or Slave (RX). It supports high-speed data transfer up to 3200 Mbps, and control data can be transferred using Low-Power Data Transfer mode at 10 Mbps. The PPI interface allows a seamless interface to DSI and/or CSI IP cores. Using the MIPI D-PHY core AMD Vivado™ Integrated Design Environment (IDE)-based I/O planner, you can customize the data lane(s) selection by selecting the I/O bank followed by the clock lane. Optionally, the MIPI D-PHY core provides an AXI4-Lite interface to update the protocol timer values and retrieve the core status for debugging purposes.

## **Applications**

The MIPI D-PHY Controller can be used to interface with the MIPI CSI-2 and DSI controller TX/RX devices. This core allows for seamless integration with higher level protocol layers through the PPI.

## **Unsupported Features**

The following features of the standard are not supported in the MIPI D-PHY Controller:

- Link turnaround (reverse data communication)
- Low-power contention detection
- 8B9B encoding
- Dynamic line rate change



## **Licensing and Ordering**

This AMD LogiCORE™ IP module is provided at no additional cost with the AMD Vivado™ Design Suite under the terms of the End User License.

**Note:** To verify that you need a license, check the License column of the IP Catalog. Included means that a license is included with the AMD Vivado $^{\mathsf{TM}}$  Design Suite; Purchase means that you have to purchase a license to use the core.

Information about other AMD LogiCORE™ IP modules is available at the Intellectual Property page. For information about pricing and availability of other AMD LogiCORE IP modules and tools, contact your local sales representative.

# **Product Specification**

The MIPI D-PHY Controller is a physical layer that supports the MIPI CSI-2 and DSI protocols. It is a universal PHY that can be configured as either a transmitter or a receiver. The core consists of an analog front end to generate and receive the electrical level signals, and a digital backend to control the I/O functions.

The MIPI D-PHY Controller provides a point-to-point connection between master and slave, or host and device that comply with a relevant MIPI standard. A typical TX configuration consists of 1 clock lane and 1 to 4 data lanes and a typical RX configuration consists of 1 clock lane and 1 to 8 data lanes. The master/host is primarily the source of data, and the slave/device is usually the sink of data. The D-PHY lanes can be configured for unidirectional lane operation, originating at the master and terminating at the slave. The core can be configured to operate as a master or as a slave. The D-PHY link supports a high-speed (HS) mode for fast data traffic and a low-power (LP) mode for control transactions.

- In HS mode, the low-swing differential signal supports data transfers from 80 Mbps to 3200 Mbps.
- In LP mode, all wires operate as a single-ended line capable of supporting 10 Mbps asynchronous data communications.

### **Standards**

This core is designed to be compatible with the MIPI Alliance D-PHY Specification. For a list of supported devices, see the AMD Vivado™ IP catalog.

## **MIPI D-PHY TX (Master) Core Architecture**


The following figure shows the MIPI D-PHY TX (Master) core architecture for AMD UltraScale+™ families and AMD Zynq™ UltraScale+™ MPSoC devices. The TX core is partitioned into three major blocks:

• TX Physical Coding Sublayer (PCS) Logic: Provides the PPI to the core and generates the necessary controls to the PHY for the lane operation. It also generates entry sequences, line switching between low power and high speed, and performs lane initialization.



- TX PHY Logic: Integrates the BITSLICE\_CONTROL and TX\_BITSLICE in native mode and D-PHY-compatible I/O block. This block does serialization and has clocking implementation for the PHY.
- **Register Interface:** Optional AXI4-Lite register interface to control mandatory protocol timers and registers.

Figure 3: MIPI D-PHY TX (Master) Core Architecture for UltraScale+ Families



The following figure shows the MIPI D-PHY TX (Master) Core Architecture for the 7 series FPGA families.



**D-PHY TX IP TX PHY Logic** TX Fabric Logic (PCS) **Clock Lane** CLK\_PATTERN\_GEN HS Clock Lane OSERDES OBUFDS Timers PHY\_CRTL ULPS\_BLK LP Clock Lane Data Lane0 HS\_DATAPATH OSERDES OBUFDS PHY\_CRTL ESC\_DATAPATH LP Data Lane0 • • Data Lane3 HS Data Lane3 HS\_DATAPATH OSERDES OBUFDS PHY\_CRTL ESC\_DATAPATH LP Data Lane3 AXI4-Lite IF **Register Interface** 

Figure 4: MIPI D-PHY TX (Master) Core Architecture for 7 Series FPGA Families

X17792-090116

The following figure shows the MIPI D-PHY TX (Master) Core Architecture for Versal Adaptive SoC.






Figure 5: MIPI D-PHY TX (Master) Core Architecture for Versal Adaptive SoC

X24901-120920

## MIPI D-PHY RX (Slave) Core Architecture

The following figure shows the MIPI D-PHY RX (Slave) core architecture for AMD UltraScale+<sup>™</sup> families and AMD Zynq<sup>™</sup> UltraScale+<sup>™</sup> MPSoC devices. The RX core is partitioned into three major blocks:

- RX PCS Logic: Interfaces with PHY and delivers PHY-Protocol Interface (PPI)-compliant
  transactions such as High-Speed and Escape mode Low-Power Data Transmission (LPDT)
  packets. It is also responsible for lane initialization, start-of-transmission (SoT) detection, and
  clock recovery in escape mode.
- RX PHY Logic: Performs clock recovery in high-speed mode and de-serialization. Integrates
  the BITSLICE\_CONTROL and RX\_BITSLICE in native mode and D-PHY compatible I/O block.



• **Register Interface:** Optional AXI4-Lite register interface to control protocol mandatory timers and registers.

D-PHY RX IP RX Fabric Logic (PCS) **RX PHY Logic XiPHY** Clock Lane HS\_CLK\_RCVR RXBITSLICE Clock Lane IBUFDS\_D Timers PHY\_CRTL PHY ULPS\_BLK BITSLICE\_CTRL IOB Data Lane0 RXBITSLICE HS\_BLK IBUFDS\_D Data Lane 0 RX PPI PHY Timers PHY\_CRTL ESC\_DEC Data Lane7 HS\_BLK RXBITSLICE Data Lane 7 IBUFDS\_D Timers PHY\_CRTL ESC\_DEC AXI4-LITE IF Register Interface

Figure 6: MIPI D-PHY RX (Slave) Core Architecture for UltraScale+ Families

X26345-022522

The following figure shows the MIPI D-PHY RX (Slave) Core Architecture for the 7 series FPGA families.



D-PHY RX IP RX Fabric Logic (PCS) **RX PHY Logic Clock Lane** HS\_CLK\_RCVR BUFR IBUFDS HS Clock Lane Timers PHY\_CRTL ULPS\_BLK Data Lane0 **ISERDES** HS\_BLK IBUFDS RX PPI Timers PHY\_CRTL ESC\_DEC Data Lane7 HS Data Lane 7 HS\_BLK **ISERDES** IBUFDS Timers PHY\_CRTL LP Data Lane 7 ESC\_DEC AXI4 LITE IF Register Interface

Figure 7: MIPI D-PHY RX (Slave) Core Architecture for 7 Series FPGA Families

X26344-022522

The following figure shows the architecture for MIPI D-PHY RX (Slave) Core Architecture for Versal device families






Figure 8: MIPI D-PHY RX (Slave) Core Architecture for Versal Device Families


X28023-042623

## **MIPI D-PHY Splitter Bridge Mode**

Enabling this mode allows the received PPI RX input data to be sent as MIP TX Data duplicated on multiple DPHY TX Interfaces. You can select up to a maximum of 4 TX Interfaces as shown in the following figure. GUI allows to select IO for each interface. You need to ensure that the IOs are exclusive across interfaces. The IOs of each interface can be same or different banks.




Figure 9: MIPI D-PHY - D-PHY Splitter Bridge



This mode is best suited for cases where same camera data needs to be processed by multiple external processing modules. In such cases, the AMD FPGA receives the MIPI stream from the external source (camera) and replicates on multiple output MIPI stream interfaces for further processing by external modules.

Figure 10: D-PHY Splitter Bridge Use Case



### **Performance and Resource Use**

For full details about performance and resource use, visit the Performance and Resource Use web page.



#### **Maximum Frequencies**

The maximum frequency of the core operation is dependent on the supported line rates and the speed grade of the devices.

#### Latency

The MIPI D-PHY TX core latency is measured from the requesths signal of the data lane assertion to the readyhs signal assertion.

The MIPI D-PHY RX core latency is the time from the start-of-transmission (SoT) pattern on the serial lines to the activehs signal assertion on the PPI. The following table provides the latency numbers for various core configurations.

**Note:** To calculate the throughput for higher lanes, multiply the existing throughput by the configured number of lanes.

**Table 1: Latency for D-PHY Core Configurations** 

Line Rate (Mbps)	LPX (ns)	Device Family	Lanes	Latency (in byteclkhs <sup>1</sup> cycles)	Data Flow Mode
250	50	UltraScale+	1	10	D-PHY TX (Master)
500	50	UltraScale+	1	18	D-PHY TX (Master)
1,000	50	UltraScale+	1	33	D-PHY TX (Master)
1,250	50	UltraScale+	1	43	D-PHY TX (Master)
1,500	50	UltraScale+	1	51	D-PHY TX (Master)
2,000	50	UltraScale+	1	67	D-PHY TX (Master)
2,500	50	UltraScale+	1	84	D-PHY TX (Master)
3200	50	Versal Adaptive SoC	1	194	D-PHY TX (Master)
250	50	UltraScale+	1	6	D-PHY RX (Slave)
500	50	UltraScale+	1	6	D-PHY RX (Slave)
1,000	50	UltraScale+	1	6	D-PHY RX (Slave)
1,250	50	UltraScale+	1	6	D-PHY RX (Slave)
1,500	50	UltraScale+	1	6	D-PHY RX (Slave)
2,000	50	UltraScale+	1	6	D-PHY RX (Slave)
2,500	50	UltraScale+	1	6	D-PHY RX (Slave)
3200	50	Versal Adaptive SoC	1	6	D-PHY RX (Slave)
250	50	7 series	1	16	D-PHY TX (Master)
500	50	7 series	1	24	D-PHY TX (Master)
1,000	50	7 series	1	39	D-PHY TX (Master)
1,250	50	7 series	1	48	D-PHY TX (Master)
250	50	7 series	1	5	D-PHY RX (Slave)
500	50	7 series	1	5	D-PHY RX (Slave)
1,000	50	7 series	1	5	D-PHY RX (Slave)



Table 1: Latency for D-PHY Core Configurations (cont'd)

Line Rate (Mbps)	LPX (ns)	Device Family	Lanes	Latency (in byteclkhs <sup>1</sup> cycles)	Data Flow Mode
1,250	50	7 series	1	5	D-PHY RX (Slave)

#### Notes:

- 1. Frequency of byteclkhs (MHz) = line rate in Mbps divided by 8.
- 2. Latency is dependent on line rate, LPX period, HSPREPARE time, and HSZERO time.

#### **Throughput**

The MIPI D-PHY TX core throughput varies based on line rate, number of data lanes, clock lane mode (continuous or non-continuous) and D-PHY protocol parameters. Throughput is measured from the clock lane txrequesths signal assertion to the clock lane txrequesths signal deassertion by transferring a standard 640x480 resolution image as frame data on the PPI. In this measurement, the number of bytes transfered from the start to the end are taken into account. Data lane txrequesths and txreadyhs assertion is considered as one-byte transfer. The following table provides the throughput numbers for various core configurations.

Table 2: Throughput for MIPI D-PHY TX Core Configurations

Line Rate (Mbps)	LPX (ns)	Device Family	Lanes	Throughput (Mbps)	Data Flow Mode
250	50	UltraScale+	1	239	D-PHY TX (Master)
500	50	UltraScale+	1	462	D-PHY TX (Master)
1,000	50	UltraScale+	1	879	D-PHY TX (Master)
1,250	50	UltraScale+	1	1075	D-PHY TX (Master)
1,500	50	UltraScale+	1	1261	D-PHY TX (Master)
2000	50	UltraScale+	1	1661	D-PHY TX (Master)
2500	50	UltraScale+	1	2002	D-PHY TX (Master)
2936	50	AMD Versal™ Adaptive SoC	1	2212	D-PHY TX (Master)
3200	50	AMD Versal™ Adaptive SoC	1	2385	D-PHY TX (Master)
250	50	7 series	1	231	D-PHY TX (Master)
500	50	7 series	1	462	D-PHY TX (Master)
1,000	50	7 series	1	879	D-PHY TX (Master)
1,250	50	7 series	1	1066	D-PHY TX (Master)

## **Port Descriptions**

The external interface of the core is PPI, and the AXI4-Lite interface is optionally available for register programming.



### **PPI Signals**

The MIPI D-PHY core provides PPI signaling for clock lane and data lane operation. The signal ports are listed in the following tables. In these tables <n> is the configurable data lane number (0 to 3).

**Table 3: Common PPI Control Signals** 

Signal	Direction	Clock Domain	Description
cl_ stopstate, dl <n>_stopstate</n>	Output	Async	Lane is in Stop state. This active-High signal indicates that the Lane module (TX or RX) is currently in the Stop state. Also, the protocol can use this signal to indirectly determine if the PHY line levels are in the LP-11 state.  *Note: This signal is asynchronous to any clock in the PPI.
cl_enable, dl <n>_enable</n>	Input	Async	Enable Lane Module. This active-High signal forces the lane module out of "shutdown". All line drivers, receivers, terminators, and contention detectors are turned off when Enable is Low. When Enable is Low, all other PPI inputs are ignored and all PPI outputs are driven to the default inactive state. Enable is level sensitive and does not depend on any clock.
cl_ulpsactivenot, dl <n>_ulpsactivenot</n>	Output	Async	ULP State (not) Active. This active-Low signal is asserted to indicate that the Lane is in the ULP state. For a receiver, this signal indicates that the Lane is in the Ultra Low Power (ULP) state. At the beginning of the ULP state, ulpsactivenot is asserted together with rxulpsesc, or rxclkulpsnot for a clock lane. At the end of the ULP state, this signal becomes inactive to indicate that the Mark-1 state has been observed. Later, after a period of time (Twakeup), the rxulpsesc (or rxclkulpsnot) signal is deasserted.

Table 4: D-PHY TX Clock Lane High-Speed PPI Signal

Signal	Direction	Clock Domain	Description
cl_txrequesths	Input	txbyteclkhs	High-Speed Transmit Request and Data Valid. For clock lanes, this active-High signal causes the lane module to begin transmitting a high-speed clock.  Note: cl_requesths should only be asserted after the init_done is High, until then it should be driven as 0
cl_txclkactivehs	Output	txbyteclkhs	This active-High signal indicates that the clock is being transmitted on the clock lane.



**Table 5: D-PHY TX Clock Lane Escape Mode PPI Signals** 

Signal	Direction	Clock Domain	Description
cl_txulpsclk	Input	core_clk	Transmit Ultra-Low Power State on Clock Lane. This active-High signal is asserted to cause a clock lane module to enter the ULP state. The lane module remains in this mode until txulpsclk is deasserted.
cl_txulpsexit	Input	core_clk	Transmit ULP Exit Sequence. This active-High signal is asserted when the ULP state is active and the protocol is ready to leave the ULP state. The PHY leaves the ULP state and begins driving Mark-1 after txulpsexit is asserted. The PHY later drives the Stop state (LP-11) when txrequestesc is deasserted. txulpsexit is synchronous to txclkesc. This signal is ignored when the lane is not in the ULP state.

Table 6: D-PHY TX Data Lane High-Speed PPI Signals

Signal	Direction	Clock Domain	Description
txbyteclkhs	Output	N/A	High-Speed Transmit Byte Clock. This is used to synchronize PPI signals in the high-speed transmit clock domain. AMD recommends that all transmitting data lane modules share one txbyteclkhs signal. The frequency of txbyteclkhs is exactly 1/8 the high-speed bit rate.
dl <n>_txdatahs[7:0]</n>	Input	txbyteclkhs	High-Speed Transmit Data. Eight-bit high-speed data to be transmitted. The signal connected to txdatahs[0] is transmitted first. Data is captured on rising edges of txbyteclkhs.
dl <n>_txrequesths</n>	Input	txbyteclkhs	High-Speed Transmit Request and Data Valid.  A Low-to-High transition on txrequesths causes the Lane module to initiate a SoT sequence. A High-to-Low transition on txrequest causes the lane module to initiate an EoT sequence. For data lanes, this active-High signal also indicates that the protocol is driving valid data on txdatahs to be transmitted. The lane module accepts the data when both txrequesths and txreadyhs are active on the same rising txbyteclkhs clock edge. The protocol always provides valid transmit data when txrequesths is active. After asserted, txrequesths remains High until the data has been accepted, as indicated by txreadyhs. txrequesths is only asserted while txrequestesc is Low.
dl <n>_txreadyhs</n>	Output	txbyteclkhs	High-Speed Transmit Ready. This active-High signal indicates that txdatahs[7:0] is accepted by the Lane module to be serially transmitted. txreadyhs is valid on rising edges of txbyteclkhs.
dl <n>_txskewcalhs</n>	Input	txbyteclkhs	High-Speed Transmit Skew Calibration. A low-to-high transition on TxSkewCalHS causes the lane module to initiate a deskew calibration. A high-to-low transition on TxSkewCalHS causes the lane module to stop deskew pattern transmission and initiate an EoT sequence  Note: This pin is applicable only when the line rate is >1500 and the transmission of calibration packet is selected.



Table 7: D-PHY TX Data Lane Control Interface PPI Signal

Signal	Direction	Clock Domain	Description
dl <n>_forcetxstopmode</n>	Input	Aync	Force Lane to Generate Stop State. This signal allows the protocol to force a lane module into the Stop state during initialization or following an error situation, such as an expired timeout. When this signal is High, the lane module state machine is immediately forced into the Stop state.

**Table 8: D-PHY TX Data Lane Escape Mode PPI Signals** 

Signal	Direction	Clock Domain	Description
txclkesc	Input	N/A	Escape Mode Transmit Clock. This clock is directly used to generate escape sequences. The period of this clock determines the phase times for low-power signals as defined in the D-PHY specification.
dl <n>_txrequestesc</n>	Input	txclkesc	Escape Mode Transmit Request. This active-High signal, asserted together with exactly one of txlpdtesc, txulpsesc, or one bit of txtriggeresc, is used to request entry into escape mode. When in escape mode, the lane stays in escape mode until txrequestesc is deasserted. txrequestesc is only asserted by the protocol while txrequesths is Low. txrequesths has highest priority than txrequestesc.
dl <n>_txlpdtesc</n>	Input	txclkesc	Escape Mode Transmit Low-Power Data. This active-High signal is asserted with txrequestesc to cause the lane module to enter low-power data transmission mode. The Lane module remains in this mode until txrequestesc is deasserted. txulpsesc and all bits of txtriggeresc[3:0] are Low when txlpdtesc is asserted.
dl <n>_txulpsexit</n>	Input	txclkesc	Transmit ULP Exit Sequence. This active-High signal is asserted when the ULP state is active and the protocol is ready to leave the ULP state. The PHY leaves the ULP state and begins driving Mark-1 after txulpsexit is asserted. The PHY later drives the Stop state (LP-11) when txrequestesc is deasserted. txulpsexit is synchronous to txclkesc. This signal is ignored when the lane is not in the ULP state.
dl <n>_txulpsesc</n>	Input	txclkesc	Escape Mode Transmit Ultra-Low Power State. This active-High signal is asserted with txrequestesc to cause the lane module to enter the ultra-low power state. The lane module remains in this mode until txrequestesc is deasserted. txlpdtesc and all bits of txtriggeresc[3:0] are Low when txulpsesc is asserted.



Table 8: D-PHY TX Data Lane Escape Mode PPI Signals (cont'd)

Signal	Direction	Clock Domain	Description
dl <n>_txtriggeresc[3:0]</n>	Input	txclkesc	Escape Mode Transmit Trigger 0-3.  One of these active-High signals is asserted with txrequestesc to cause the associated trigger to be sent across the lane interconnect. In the receiving lane module, the same bit of rxtriggeresc is then asserted and remains asserted until the lane interconnect returns to the Stop state, which happens when txrequestesc is deasserted at the transmitter. Only one bit of txtriggeresc[3:0] is asserted at any given time, and only when txlpdtesc and txulpsesc are both Low. The following mapping is done by the D-PHY TX module:  Reset-Trigger → txtriggeresc[3:0] = 4'b0001  Unknown-3 → txtriggeresc[3:0] = 4'b0100  Unknown-5 → txtriggeresc[3:0] = 4'b1000
dl <n>_txdataesc[7:0]</n>	Input	txclkesc	Escape Mode Transmit Data. This is the eight-bit Escape mode data to be transmitted in low-power data transmission mode. The signal connected to txdataesc[0] is transmitted first. Data is captured on rising edges of txclkesc.
dl <n>_txvalidesc</n>	Input	txclkesc	Escape Mode Transmit Data Valid. This active-High signal indicates that the protocol is driving valid data on txdataesc[7:0] to be transmitted. The lane module accepts the data when txrequestesc, txvalidesc, and txreadyesc are all active on the same rising txclkesc clock edge.
dl <n>_txreadyesc</n>	Output	txclkesc	Escape Mode Transmit Ready. This active-High signal indicates that txdataesc[7:0] is accepted by the lane module to be serially transmitted. txreadyesc is valid on rising edges of txclkesc.

Table 9: D-PHY RX Clock Lane PPI Signals

Signal	Direction	Clock Domain	Description
cl_rxclkactivehs	Output	Async	Receiver Clock Active. This asynchronous, active-High signal indicates that a clock lane is receiving a Double Data Rate (DDR) clock signal.
cl_rxulpsclknot	Output	Asynch	Receiver Ultra-Low Power State on Clock Lane. This active-Low signal is asserted to indicate that the clock lane module has entered the ultra-low power state. The lane module remains in this mode with rxulpsclknot asserted until a Stop state is detected on the lane interconnect.



**Table 10: D-PHY RX Data Lane High-Speed PPI Signals** 

Signal	Direction	Clock Domain	Description
rxbyteclkhs	Output	N/A	High-Speed Receive Byte Clock. This is used to synchronize signals in the high-speed receive clock domain. The rxbyteclkhs is generated by dividing the received High-Speed DDR clock.  Note: This clock is not continuous and is only available for sampling when the RX clock lane is in high-speed mode.
dl <n>_rxdatahs[7:0]</n>	Output	rxbyteclkhs	High-Speed Receive Data. Eight-bit high-speed data received by the lane module. The signal connected to rxdatahs[0] was received first. Data is transferred on rising edges of rxbyteclkhs.
dl <n>_rxvalidhs</n>	Output	rxbyteclkhs	High-Speed Receive Data Valid. This active-High signal indicates that the lane module is driving data to the protocol on the rxdatahs[7:0] output. There is no rxreadyhs signal, and the protocol is expected to capture rxdatahs[7:0] on every rising edge of rxbyteclkhs where rxvalidhs is asserted. There is no provision for the protocol to slow down (throttle) the receive data.
dl <n>_rxactivehs</n>	Output	rxbyteclkhs	High-Speed Reception Active. This active-High signal indicates that the lane module is actively receiving a high-speed transmission from the lane interconnect.
dl <n>_rxsynchs</n>	Output	rxbyteclkhs	Receiver Synchronization Observed. This active-High signal indicates that the Lane module has seen an appropriate synchronization event. rxsynchs is High for one cycle of rxbyteclkhs at the beginning of a high-speed transmission when rxactivehs is first asserted.
dl <n>_rxskewcalhs</n>	Output	rxbyteclkhs	High-Speed Receive Skew Calibration. This active-High signal indicates that the high speed deskew burst is being received.  Note: This pin is only available for line rate >1500 Mbps configuration.

Table 11: D-PHY RX Data Lane PPI Control Interface Signal

Signal	Direction	Clock Domain	Description
dl <n>_forcerxmode</n>	Input	Async	Force Lane Module to Re-Initialization. This signal allows the protocol to initialize a Lane module and should be released, that is, driven Low, only when the Dp and Dn inputs are in the Stop state for a time T_INIT, or longer.  *Note: Assert this signal when the RX Data Lane is in stopstate. Asserting this signal in the middle of High-Speed data reception will result in data integrity failures.



Table 12: D-PHY RX Data Lane Escape Mode PPI Signals

Signal	Direction	Clock Domain	Description
dl <n>_rxclkesc</n>	Output	N/A	Escape Mode Receive Clock. This signal is used to transfer received data to the protocol during escape mode. This clock is generated from the two low-power signals in the lane interconnect. Because of the asynchronous nature of escape mode data transmission, this clock cannot be periodic.
dl <n>_rxlpdtesc</n>	Output	core_clk	Escape Low-Power Data Receive Mode. This active-High signal is asserted to indicate that the lane module is in low-power data receive mode. While in this mode, received data bytes are driven onto the rxdataesc[7:0] output when rxvalidesc is active. The lane module remains in this mode with rxlpdtesc asserted until a Stop state is detected on the lane interconnect.
dl <n>_rxulpsesc</n>	Output	Async	Escape Ultra-Low Power (Receive) Mode. This active-High signal is asserted to indicate that the lane module has entered the ultra-low power state. The lane module remains in this mode with rxulpsesc asserted until a Stop state is detected on the lane interconnect.
dl <n>_rxtriggeresc[3:0]</n>	Output	Async	Escape Mode Receive Trigger 0-3.  These active-High signals indicate that a trigger event has been received. The asserted rxtriggeresc[3:0] signal remains active until a Stop state is detected on the lane interconnect. The following mapping is done by the D-PHY RX module:  Reset-Trigger → rxtriggeresc[3:0] = 4′b0001  Unknown-3 → rxtriggeresc[3:0] = 4′b0100  Unknown-5 → rxtriggeresc[3:0] = 4′b1000
dl <n>_rxdataesc[7:0]</n>	Output	core_clk	Escape Mode Receive Data. This is the eight-bit escape mode low-power data received by the lane module. The signal connected to rxdataesc[0] is received first. Data is transferred on rising edges of rxclkesc.
dl <n>_rxvalidesc</n>	Output	core_clk	Escape Mode Receive Data Valid. This active-High signal indicates that the lane module is driving valid data to the protocol on the rxdataesc[7:0] output. There is no rxreadyesc signal, and the protocol is expected to capture rxdataesc[7:0] on every rising edge of rxclkesc where rxvalidesc is asserted. There is no provision for the protocol to slow down (throttle) the receive data.

**Table 13: D-PHY RX Data Lane PPI Error Signals** 

Signal	Direction	Clock Domain	Description
dl <n>_ errsoths</n>	Output	rxbyteclkhs	Start-of-Transmission (SoT) Error.  If the high-speed SoT leader sequence is corrupted, but in such a way that proper synchronization can still be achieved, this active-High signal is asserted for one cycle of rxbyteclkhs. This is considered to be a soft error in the leader sequence and confidence in the payload data is reduced.



Table 13: D-PHY RX Data Lane PPI Error Signals (cont'd)

Signal	Direction	Clock Domain	Description
dl <n>_errsotsynchs</n>	Output	rxbyteclkhs	Start-of-Transmission Synchronization Error. If the high-speed SoT leader sequence is corrupted in a way that proper synchronization cannot be expected, this active-High signal is asserted for one cycle of rxbyteclkhs.
dl <n>_erresc</n>	Output	Async	Escape Entry Error.  If an unrecognized escape entry command is received, this active-High signal is asserted and remains asserted until the next change in line state.
dl <n>_errsyncesc</n>	Output	Async	Low-Power Data Transmission Synchronization Error. If the number of bits received during a low-power data transmission is not a multiple of eight when the transmission ends, this active-High signal is asserted and remains asserted until the next change in line state.
dl <n>_errcontrol</n>	Output	Async	Control Error. This active-High signal is asserted when an incorrect line state sequence is detected. For example, if a turn-around request or escape mode request is immediately followed by a Stop state instead of the required Bridge state, this signal is asserted and remains asserted until the next change in line state.

## **Clocking and Reset Signals**

Included in the example design sources are circuits for clock and reset management. The following table shows the ports on the core that are associated with system clock and reset.

**Table 14: Clocking and Reset Signals** 

Signal	Direction	Clock Domain	Description
core_clk	Input	N/A	A stable core clock used for control logic.
core_rst	Input	core_clk	An active-High reset signal.
system_rst_out	Output	core_clk	An active-High system reset output to be used by the example design level logic. This port is available when Shared Logic is in the Core is selected.
mmcm_lock_out	Output	Async	MMCM lock indication. This port is not available when shared logic in the core is selected in D-PHY TX Configuration.
pll_lock_out	Output	Async	PLL lock indication. This port is available when Shared Logic is in the Core is selected. This port is available for UltraScale+ families.
system_rst_in	Input	core_clk	System level reset. This port is available when Shared Logic is in Example Design is selected in D-PHY TX configuration.
pll_lock_in	Input	Async	PLL lock indication, This port is available when Shared Logic is in Example Design is selected. This port is available for UltraScale+ families.
ssc_byteclkhs_in	Input	N/A	SSC enabled clock input when the example design is in the core and the line rate is greater than 2500 Mbps.



Table 14: Clocking and Reset Signals (cont'd)

Signal	Direction	Clock Domain	Description
spltdl<>_rxbyteclkhs	Input	N/A	Clock for input splitter interface.
			<b>Note:</b> This pin is only available when splitter bridge mode is enabled.
init_done	Output	core_clk	An active-High signal which indicates lane initialization is done.
ext_mmcm_clk_in	Input	External mmcm clock input.	When the External MMCM option is selected. Only applicable for SLAVE MODE and for UltraScale+ devices with Line rates > 1500.
ext_mmcm_lock_in	Input	External mmcm lock input.	When the External MMCM option is selected Only applicable for SLAVE MODE and for UltraScale+ devices with Line rates > 1500.
ext_mmcm_clk_out	Output	mmcm clock output.	When the Internal MMCM option is selected. Only applicable for SLAVE MODE and for UltraScale+ devices with Line rates > 1500.
ext_mmcm_lock_out	Output	mmcm lock output.	When the Internal MMCM option is selected. Only applicable for SLAVE MODE and for UltraScale+ devices with Line rates > 1500.

## **I/O Interface Signals**

The example design includes circuits for PHY management and D-PHY compatible I/O connectivity. The following table shows the core ports that are associated with the I/O interface.

Table 15: D-PHY TX I/O Interface

Signal	Direction	Clock Domain	Description
clk_txp	Output	N/A	Positive differential serial data output pin for clock lane. Available only for UltraScale+, Versal Adaptive SoC.
clk_txn	Output	N/A	Negative differential serial data output pin for clock lane. Available only for UltraScale+, Versal Adaptive SoC.
data_txp[ <n-1>:0]<sup>1</sup></n-1>	Output	N/A	Positive differential serial data output pin for data lane(s). Available only for UltraScale+, Versal Adaptive SoC.
data_txn[ <n-1>:0]<sup>1</sup></n-1>	Output	N/A	Negative differential serial data output pin for data lane(s). Available only for UltraScale+, Versal Adaptive SoC.
clk_hs_txp	Output	N/A	High-Speed positive differential serial data output pin for clock lane. Available only for 7 series FPGA families.
clk_hs_txn	Output	N/A	High-Speed negative differential serial data output pin for clock lane. Available only for 7 series FPGA families.
clk_lp_txp	Output	N/A	Low-Power positive serial data output pin for clock lane. Available only for 7 series FPGA families.
clk_lp_txn	Output	N/A	Low-Power negative serial data output pin for clock lane. Available only for 7 series FPGA families.



Table 15: **D-PHY TX I/O Interface** (cont'd)

Signal	Direction	Clock Domain	Description
data_hs_txp[ <n-1>:0]<sup>1</sup></n-1>	Output	N/A	High-Speed positive differential serial data output pin for data lane(s). Available only for 7 series FPGA families.
data_hs_txn[ <n-1>:0]<sup>1</sup></n-1>	Output	N/A	High-Speed negative differential serial data output pin for data lane(s). Available only for 7 series FPGA families.
data_lp_txp[ <n-1>:0]<sup>1</sup></n-1>	Output	N/A	Low-Power positive serial data output pin for data lane(s). Available only for 7 series FPGA families.
data_lp_txn[ <n-1>:0]<sup>1</sup></n-1>	Output	N/A	Low-Power negative serial data output pin for data lane(s). Available only for 7 series FPGA families.

#### Notes:

#### Table 16: D-PHY RX I/O Interface

Signal	Direction	Clock Domain	Description
clk_rxp	Input	N/A	Positive differential serial data input pin for clock lane. Available only for UltraScale+, Versal Adaptive SoC.
clk_rxn	Input	N/A	Negative differential serial data input pin for clock lane. Available only for UltraScale+, Versal Adaptive SoC.
data_rxp[ <n-1>:0]<sup>1</sup></n-1>	Input	N/A	Positive differential serial data input pin for data lane(s). Available only for UltraScale+, Versal Adaptive SoC.
data_rxn[ <n-1>:0]<sup>1</sup></n-1>	Input	N/A	Negative differential serial data input pin for data lane(s). Available only for UltraScale+, Versal Adaptive SoC.
bg <x>_pin<y>_nc</y></x>	Input	N/A	Inferred bitslice ports. The core infers bitslice0 of a nibble for strobe propagation within the byte group; <x> indicates byte group (0,1,2,3); <y> indicates bitslice0 position (0 for the lower nibble, 6 for the upper nibble.)</y></x>
			RTL Design: There is no need to drive any data on these ports.
			<ul> <li>IP Integrator: These ports must be brought to the top level of the design in order for the constraints to be properly applied.</li> </ul>
			Note: Pins are available only for UltraScale+ families.
clk_hs_rxp	Input	N/A	High-Speed positive differential serial data input pin for clock lane. Available only for 7 series FPGA families.
clk_hs_rxn	Input	N/A	High-Speed negative differential serial data input pin for clock lane. Available only for 7 series FPGA families.
clk_lp_rxp	Input	N/A	Low-Power positive serial data input pin for clock lane. Available only for 7 series FPGA families.
clk_lp_rxn	Input	N/A	Low-Power negative serial data input pin for clock lane. Available only for 7 series FPGA families.
data_hs_rxp[ <n-1>:0]<sup>1</sup></n-1>	Input	N/A	High-Speed positive differential serial data input pin for data lane(s). Available only for 7 series FPGA families.
data_hs_rxn[ <n-1>:0]<sup>1</sup></n-1>	Input	N/A	High-Speed negative differential serial data input pin for data lane(s). Available only for 7 series FPGA families.

<sup>1. &</sup>lt;n> is the data lane number.



Table 16: D-PHY RX I/O Interface (cont'd)

Signal	Direction	Clock Domain	Description
data_lp_rxp[ <n-1>:0]<sup>1</sup></n-1>	Input	N/A	Low-Power positive serial data input pin for data lane(s). Available only for 7 series FPGA families.
data_lp_rxn[ <n-1>:0]<sup>1</sup></n-1>	Input	N/A	Low-Power negative serial data input pin for data lane(s). Available only for 7 series FPGA families.

#### Notes:

### **AXI4-Lite Interface Signals**

The AXI4-Lite signals ( $s_axi_*$ ) are described in the Vivado Design Suite: AXI Reference Guide (UG1037).

### 7 Series FPGA Families Calibration Logic Signals

D-PHY RX IP includes calibration logic for 7 series FPGA families. The following table lists ports associated with the calibration logic.

Table 17: 7 Series FPGA Families Calibration Logic Signals

Signal	Direction	Clock Domain	Description
dlyctrl_rdy_out	Output	N/A	Ready signal output from IDEALYCTRL, stating delay values are adjusted as per vtc changes.
dlyctrl_rdy_in	Input	N/A	Ready signal input to IDELAYCTRL See 'Include IDELAYCTRL in Core' in the Core Configuration Tab section.

### **Active Lane Support Signals**

D-PHY TX IP supports active lanes. The following table lists ports associated with active lane support.

**Table 18: Active Lane Support Signal** 

Signal	Direction	Clock Domain	Description
active_lanes_in[ <n-1>:0]<sup>1</sup></n-1>	Input	core_clk	Input to specify active lanes. This feature is available for D-PHY TX multi-lane configuration. Bits from LSB to MSB corresponds to TX Data lane 0 to 3.

#### Notes:

1. <n> is the data lane number.

<sup>1. &</sup>lt;n> is the data lane number.



## **Register Space**

The MIPI D-PHY core register space is shown in the following table. This register interface is optional and allows you to access the general interconnect states. It also provides control to program protocol timing parameters, such as INIT, and the protocol watchdog timers.



**IMPORTANT!** This memory space must be aligned to an AXI 32-bit word boundary.

#### **Endianness Details**

All registers are in little endian format, as shown in the following table.

*Table 19:* **32-bit Little Endian Example** 

Byte	Address Offset	Bit Boundaries
Byte 0	0x0	[7:0]
Byte 1	0x1	[15:8]
Byte 2	0x2	[23:16]
Byte 3	0x3	[31:24]

Table 20: MIPI D-PHY Core Register Space

Offset	Name	Width	Access	Description
0x0	CONTROL	32-bit	R/W	Enable and soft reset control for PHY.
0x4	IDELAY_TAP_VALUE	32-bit	R/W	To program the tap values in fixed mode of calibration in 7 series D-PHY RX configuration for lanes 1 to 4.
0x8	INIT	32-bit	R/W	Initialization timer.
0xC	Reserved	32-bit	N/A	N/A
0x10	HS_TIMEOUT	32-bit	R/W	Watchdog timeout in high-speed mode. Time from SoT to EoT is taken into account for the timer elapse. This register is available if the <b>Enable HS and ESC Timeout Counters/Registers</b> checkbox is selected in the Vivado IDE. HS_RX_TIMEOUT is used for RX (slave) HS_TX_TIMEOUT is used for TX (master)
0x14	ESC_TIMEOUT	32-bit	R/W	Protocol specific. In escape mode, if line stays in LP-00 longer than this time period the core generates a timeout and goes to Stop state. This register is available if the <b>Enable HS and ESC Timeout Counters/Registers</b> checkbox is selected in the Vivado IDE. This register is used as Escape Mode Timeout in RX, and Escape Mode Silence Timeout in TX. Escape Mode Timeout should be greater than Escape Mode Silence Timeout.
0x18	CL_STATUS	32-bit	RO	Status register for PHY error reporting for clock Lane.



Table 20: MIPI D-PHY Core Register Space (cont'd)

Offset	Name	Width	Access	Description
	DL0_STATUS	32-bit	RO	
0x1C to	DL1_STATUS	32-bit	RO	Status registers for PHY error reporting for data lanes 1 to
0x28	DL2_STATUS	32-bit	RO	4.
	DL3_STATUS	32-bit	RO	
0x30	HS_SETTLE	32-bit	R/W	HS_SETTLE timing control for lane 1.
0x34 to 0x44	Reserved	32-bit	N/A	N/A
0x48 to 0x60	HS_SETTLE	32-bit	R/W	HS_SETTLE timing control for lanes 2 to 8.
	DL4_STATUS	32-bit	RO	
0x64 to	DL5_STATUS	32-bit	RO	Status registers for PHY error reporting for data lanes 5 to
0x70	DL6_STATUS	32-bit	RO	8.
	DL7_STATUS	32-bit	RO	
0x74	IDELAY_TAP_VALUE	32-bit	R/W	To program the tap values in fixed mode of calibration in 7 series D-PHY RX configuration for lanes 5 to 8.

#### **CONTROL** Registers

The following table shows the CONTROL register (0x0 offset) bit mapping and description. Writing a 1 to SRST resets the MIPI D-PHY core. For the soft reset impact on the MIPI D-PHY core, see Reset Coverage table. The MIPI D-PHY core functions only when the DPHY\_EN bit is set to 1 (by default).

Table 21: CONTROL Register Bit Description

Bits	Name	Access	Default Value	Description
31:2	Reserved	RO	0	Reserved.
1	DPHY_EN	R/W	1	Enable bit for D-PHY.  1: D-PHY controller is enabled.  0: D-PHY controller is disabled.
0	SRST	R/W	0	Soft reset for D-PHY Controller. If 1 is written to this bit, the D-PHY controller fabric logic and status registers are reset.

#### **IDELAY\_TAP\_VALUE for Lanes 1 to 4**

The IDELAY Tap Value register (0x4 Offset) is used to configure the idelay tap values in fixed mode for 7 series families. The tap values are programed dynamically during the core operation. The core need not be disabled to program a different tap value. The initial tap value for all lanes is same as the GUI parameter C\_IDLY\_TAP. The following table shows the Idelay Tap Value register bit description.



Table 22: IDELAY\_TAP VALUE Bit Description

Bits	Name	Access	Default	Description
31:29	Reserved	RO	0	Reserved
28:24	Tap value for lane3	R/W	IDELAY tap value from GUI	Programs the IDELAY tap value for lane3
23:21	Reserved	RO	0	Reserved
20:16	Tap value for lane2	R/W	IDELAY tap value from GUI	Programs the IDELAY tap value for lane2
15:13	Reserved	RO	0	Reserved
12:8	Tap value for lane1	R/W	IDELAY tap value from GUI	Programs IDELAY Tap value for lane1
7:5	Reserved	RO	0	Reserved
4:0	Tap value for lane0	R/W	IDELAY tap value from GUI	Programs IDELAY Tap value for lane0

#### Notes:

#### **INIT Register**

The INIT register (0x8 offset) is used for lane initialization. The following table shows the register bit description.



**RECOMMENDED:** AMD recommends that you use one millisecond or longer as T\_INIT for the MIPI D-PHY TX core, and 100 µs for the MIPI D-PHY RX core.

Table 23: INIT Register Bit Description

Bits	Name	Access	Default Value	Description
31:0	T_INIT	R/W	RX D-PHY IP:100 μs (32'h186A0) TX D-PHY IP:1 ms (32'hF4240)	Initialization timer value in ns.

### **HS\_TIMEOUT Register**

The HS\_TIMEOUT register (0x10 offset) is used as a watchdog timer in high-speed mode. This register is used as HS\_TX\_TIMEOUT (MIPI D-PHY TX core) or as HS\_RX\_TIMEOUT (MIPI D-PHY RX core). The following table shows the HS\_TIMEOUT register bit description.

Table 24: HS\_TIMEOUT Register Bit Description

Bits	Name	Access	Default Value	Description
31:0	HS_RX_TIMEOUT/HS_TX_TIMEOUT	R/W	65,541	Maximum frame length in bytes. Valid range is 1,000 to 65,541. Timeout occurs for HS_RX_TIMEOUT/D-PHY_LANES at the RX data lanes in high speed mode. Timeout occurs for HS_TX_TIMEOUT/D-PHY_LANES at the TX data lanes in high speed mode.

<sup>1.</sup> All lanes tap values are available for R/W irrespective of the GUI configuration for number of lanes.



#### **ESC\_TIMEOUT Register**

The ESC\_TIMEOUT register (0x14 offset) is used for the watchdog timer in escape mode. The following table shows the ESC\_TIMEOUT register bit description.

Table 25: ESC\_TIMEOUT Register Bit Description

Bits	Name	Access	Default Value	Description
31:0	ESC_TIMEOUT	R/W	25,600 ns	Escape timeout period in ns. Timeout occurs for the data lanes in escape mode.

### **CL\_STATUS** Register

CL\_STATUS register (0x18 offset) provides clock lane status and state machine control. The following table provides CL\_STATUS register bit description.

Table 26: CL\_STATUS Register Bit Description

Bits	Name	Access	Default Value	Description
31:6	Reserved	RO	0	Reserved
5	ERR_CONTROL	RO	0	Clock lane control error. This bit is applicable only for the MIPI D-PHY RX core. This bit is asserted when D-PHY RX clock lane receives erroneous High-Speed entry sequence or ULPS entry sequence or ULPS exit sequence. This bit is cleared when D-PHY RX clock lane receives stopstate on the serial lines.
4	STOP_STATE	RO	0	Clock lane is in the Stop state.
3	INIT_DONE	RO	0	Set after the lane has completed initialization.
2	ULPS	RO	0	Set to 1 when the core in ULPS (ULP State) mode.
1:0	MODE	RO	0	2'b00: Low Power Mode (Control Mode) 2'b01: High Speed Mode 2'b10: Escape Mode

#### **DL\_STATUS** Register

The DL\_STATUS register (0x1C to 0x28, 0x64 to 0x70 offset) provides data lane status and state machine control. The following table provides the DL\_STATUS register bit description.

Table 27: DL\_STATUS Register Bit Description

Bits	Name	Access	Default Value	Description
31:16	PKT_CNT	RO	0	Number of packets received or transmitted on the data lane. This field is updated using the rxbyteclkhs clock and the RX clock lane must be in high-speed mode when reset is applied to the D-PHY RX IP. Otherwise, this value does not get reset for MIPI D-PHY RX IP configuration.
15:7	Reserved	RO	0	Reserved.



Table 27: DL\_STATUS Register Bit Description (cont'd)

Bits	Name	Access	Default Value	Description
6	STOP_STATE	RO	0	Data lane is in the Stop state.
5	ESC_ABORT	R/W1C	0	This bit is set after the Data Lane Escape Timeout (Escape Mode Timeout in case of RX, or Escape Mode Silence Timeout in case of TX) is elapsed. Write-to-1 clears this bit.
4	HS_ABORT	R/W1C	0	Set after the Data Lane High-Speed Timeout (HS_TX_TIMEOUT or HS_RX_TIMEOUT) has elapsed. Write to 1 clears this bit.
3	INIT_DONE	RO	0	Set after the lane has completed initialization.
2	ULPS	RO	0	Set to 1 when the core is in ULPS mode.
1:0	MODE	RO	0	2'b00: Low Power mode (control mode). 2'b01: High Speed mode 2'b10: Escape mode.

#### **HS\_SETTLE** Register

The HS\_SETTLE register (0x30 offset, 0x48 to 0x60 offset) provides control to update the HS\_SETTLE timing parameter for RX data lanes. The following table provides the HS\_SETTLE register bit description.

Table 28: HS\_SETTLE Register Bit Description

Bits	Name	Access	Default Value	Description
31:9	Reserved	RO	0	Reserved
8:0	HS_SETTLE_NS	R/W	135 + 10 UI	HS_SETTLE timing parameter (ns). This value will be applied for all data lanes and will only be applicable for D-PHY RX configuration.  Note: UI is unit interval.

### **IDELAY\_TAP\_VALUE for Lanes 5 to 8**

The IDELAY Tap Value register (0x74 Offset) is used to configure the IDELAY tap values in fixed mode for 7 series FPGAs. The tap values are programed dynamically during the core operation. The core need not be disabled to program a different tap value. The initial tap value for all lanes is same as the GUI parameter C\_IDLY\_TAP. The following table shows the Idelay Tap Value register bit description.

Table 29: IDELAY\_TAP VALUE Bit Description

Bits	Name	Access	Default	Description
31:29	Reserved	RO	0	Reserved
28:24	Tap value for lane7	R/W	IDELAY tap value from GUI	Programs the IDELAY tap value for lane7



#### Table 29: IDELAY\_TAP VALUE Bit Description (cont'd)

Bits	Name	Access	Default	Description
23:21	Reserved	RO	0	Reserved
20:16	Tap value for lane6	R/W	IDELAY tap value from GUI	Programs the IDELAY tap value for lane6
15:13	Reserved	RO	0	Reserved
12:8	Tap value for lane5	R/W	IDELAY tap value from GUI	Programs IDELAY Tap value for lane5
7:5	Reserved	RO	0	Reserved
4:0	Tap value for lane4	R/W	IDELAY tap value from GUI	Programs IDELAY Tap value for lane4

#### Notes:

<sup>1.</sup> All lanes tap values are available for R/W irrespective of the GUI configuration for number of lanes.

# Designing with the Core

This chapter includes guidelines and additional information to facilitate designing with the core.

## **General Design Guidelines**

This section describes the steps required to turn a MIPI D-PHY core into a fully functioning design with user-application logic.



**IMPORTANT!** Not all implementations require all of the design steps listed here. Follow the logic design guidelines in this manual carefully.

When there are multiple instances of MIPI interfaces or other IP sharing the same IO bank, initialize all interfaces in the same HP IO bank at the same time. This includes resetting all instances at the same time. When there are multiple DPHY TX instances, you cannot mix MIPI D-PHY TX with lane-rate (>1501 Mbps and <=1500 Mbps) in the same HP IO bank. For more information on implementing multiple interfaces in the same HP IO Bank, see *UltraScale Architecture SelectIO Resources User Guide* (UG571).

#### Use the Example Design

Each instance of the MIPI D-PHY v4.3 core created by the Vivado design tool is delivered with an example design that can be implemented in a device and then simulated. This design can be used as a starting point for your own design or can be used to sanity-check your application in the event of difficulty. See the Example Design content for information about using and customizing the example designs for the core.

#### Know the Degree of Difficulty

The MIPI D-PHY core design is challenging to implement in any technology, and the degree of difficulty is further influenced by:

- Maximum system clock frequency
- Targeted device architecture
- Nature of the user application



All MIPI D-PHY core implementations require careful attention to system performance requirements. Pipelining, logic mappings, placement constraints, and logic duplications are all methods that help boost system performance.

#### **Registering Signals**

To simplify timing and increase system performance in a programmable device design, keep all inputs and outputs registered between the user application and the core. This means that all inputs and outputs from the user application should come from, or connect to, a flip-flop. While registering signals might not be possible for all paths, it simplifies timing analysis and makes it easier for the AMD tools to place and route the design.

### **Recognize Timing Critical Signals**

The constraints provided with the example design identify the critical signals and timing constraints that should be applied.

#### **Make Only Allowed Modifications**

You should not modify the core. Any modifications can have adverse effects on system timing and protocol compliance. Supported user configurations of the core can only be made by selecting the options in the customization IP dialog box when the core is generated.

### **I/O Placement**

The MIPI D-PHY protocol supports the MIPI\_DPHY\_DCI I/O standard, and this I/O standard is supported only in the HP I/O bank in AMD UltraScale+™ and AMD Zynq™ UltraScale+™ MPSoC devices and in the XPIO bank in AMD Versal™ Adaptive SoCs. It is recommended that you use consecutive bit slices for data lanes starting from the clock lane BITSLICE. All I/O placements should be restricted to the same I/O bank.

## **Shared Logic**

Shared Logic provides a flexible architecture that works both as a stand-alone core and as part of a larger design with one of more core instances. This minimizes the amount of HDL modifications required, but at the same time retains the flexibility of the core.



There is a level of hierarchy called <component\_name>\_support. The following figures show two hierarchies where the shared logic is either contained in the core or in the example design. In these figures, <component\_name> is the name of the generated core. The difference between the two hierarchies is the boundary of the core. It is controlled using the Shared Logic option in the Vivado IDE Shared Logic tab for the MIPI D-PHY Controller.

<Component Name>\_exdes

<Component Name>\_support

<Component Name>\_core


Shared
Logic

Component Name>\_core

Figure 11: Shared Logic Included in Core

X15949-020916

Figure 12: Shared Logic Included in Example Design



X15948-02091

The shared logic comprises an MMCM, a PLL and some BUFGs (maximum of 4).



## **Shared Logic in Core**

Select Include Shared Logic in core if:

- You do not require direct control over the MMCM and PLL generated clocks
- You want to manage multiple customizations of the core for multi-core designs
- This is the first MIPI D-PHY core in a multi-core system

These components are included in the core, and their output ports are also provided as core outputs.

For SLAVE Mode with line rates of over 1500, and when you select Including Shared logic in the core.

Selecting Internal MMCM implements MMCM inside the core.

Selecting External MMCM does not implement the MMCM inside the core.

Required clocks need to be generated from the external MMCM and need to be connected to the core.

## Shared Logic in Example Design

Select Include Shared Logic in example design if:

- There should be at least one MIPI D-PHY IP with Include shared Logic in the Core mode whose outputs for shared resources can be used in other MIPI D-PHY IP generated with Include shared logic in example design mode.
- This is the second MIPI D-PHY core in a multi-core design
- You only want to manage one customization of the MIPI D-PHY core in your design
- You want direct access to the input clocks

To fully utilize the MMCM and PLL, customize one MIPI D-PHY core with shared logic in the core and one with shared logic in the example design. You can connect the MMCM/PLL outputs from the first MIPI D-PHY core to the second core.

If you want fine control you can select **Include shared logic in example design** and base your own logic on the shared logic produced in the example design.

Following things should also be taken into consideration while connecting Master & Slave cores:

- 1. Master and slave cores should have the same CLKOUTPHY clock frequency.
- 2. TX master and slave cores should be configured with the same line rate when sharing clock resources.




- 3. RX master and slave cores with line-rate 1500 Mbps or less can share clock resources.
- 4. RX master and slave cores with the same line-rate (greater than 1500 Mbps) can share clock resources.
- 5. Additionally MIPI D-PHY TX can share master/slave clock resources, only if the TXCLKESC is configured with the same clock frequency.

# Case 1: UltraScale+ Device MIPI D-PHY TX Core (Line Rates above 600 Mbps)

The following figure shows the sharable resource connections from the MIPI D-PHY TX core with shared logic included (DPHY\_TX\_MASTER) to the instance of another MIPI D-PHY TX core without shared logic (DPHY\_TX\_SLAVE) and the line rate is above 600 Mbps.

Figure 13: Shared Logic Example for MIPI D-PHY TX Core (Line Rate above 600 Mbps)



X15950-021716

## Case 2: UltraScale+ Device MIPI D-PHY RX Core

The following figure shows the sharable resource connections from the MIPI D-PHY RX core with shared logic included (DPHY\_RX\_MASTER) to the instance of another MIPI D-PHY RX core without shared logic (DPHY\_RX\_SLAVE).






Figure 14: Shared Logic Example for MIPI D-PHY RX Core

### Case 3: 7 Series FPGAs MIPI D-PHY TX Core

The following figure shows the sharable resource connections from the MIPI D-PHY TX core with shared logic included (DPHY\_TX\_MASTER) to the instance of another MIPI D-PHY TX core without shared logic (DPHY\_TX\_SLAVE).







Figure 15: Shared Logic Example for 7 Series FPGAs MIPI D-PHY TX Core

# Case 4: UltraScale+ Device MIPI D-PHY TX Core (Line rates below 600 Mbps)

The following figure shows the sharable resource connections from the MIPI D-PHY TX core with shared logic included (DPHY\_TX\_MASTER) to the instance of another MIPI D-PHY TX core without shared logic (DPHY\_TX\_SLAVE) and selected line rate is below 600 Mbps.



Figure 16: Shared Logic Example for MIPI D-PHY TX Core (Line Rate below 600 Mbps)



## I/O Planning for UltraScale+ Devices

The MIPI D-PHY Controller provides an I/O planner feature for I/O selection. You can select any I/O for the clock and data lanes in the TX core configuration for the selected HP I/O bank.

For the RX core configuration, dedicated byte clocks (DBC) or quad byte clocks (QBC) are listed for the clock lane for the selected HP I/O bank. For the QBC clock lane all of the I/O pins are listed for data lane I/O selection but for the DBC clock lane only byte group I/O pins are listed for data lane I/O selection in the RX core configuration.

Eight D-PHY IP cores can be implemented per IO bank due to BITSLICE and BITSLICE CONTROL instances in UltraScale+ devices.



**IMPORTANT!** If the RX data lane I/O pins are selected non-contiguously then an additional one, two, or three I/O pins (RX\_BITSLICE) are automatically used for clock/Strobe propagation. Therefore, it is recommended that you select adjacent I/O pins for the RX configuration to make efficient use of the I/O. The propagation of strobes to the RX data pins follows the inter-byte and inter-nibble clocking rules given in the UltraScale Architecture SelectIO Resources User Guide (UG571).



## I/O Planning for Versal Devices

The MIPI D-PHY GUI does not have I/O Assignment tab for Versal devices. Instead you need to use consolidated I/O planning in the main Vivado IDE Planning that is nibble planner. You can select any I/O for the clock and data lanes in the TX core configuration for the selected XPIO bank.

Table 30: IO Selection for TX Mode depending on Parameters


Line-rate (Mbps)	D-PHY IP Parameter  C_EN_DCTS_LOGIC  (Guarantees the clock Rising Edge Alignment to first payload bit on serial lines)	IO Guidelines
>2500	Disabled (i.e., 0)	Clock Lane: Select the Clock Capable pin ,i.e., 0th pin of a Nibble.     Data Lanes: Select the data lanes such that the propagation of strobe to the TX data pins follows the inter-byte and inter-nibble clocking rules given in the "Clocking" section of Versal Adaptive SoC SelectIO Resources Architecture Manual (AM010).
>2500	Enabled (i.e., 1)	Clock Lane: Select the Clock Capable pin, i.e., 0th pin of a Nibble.     Data Lanes: Select the data lanes such they are not in the same Nibble as Clock lane Nibble & the propagation of strobe to the TX data pins follows the inter-byte and inter-nibble clocking rules given in the "Clocking" section of Versal Adaptive SoC SelectIO Resources Architecture Manual (AM010).
<2500	Disabled (i.e., 0)	User can select any I/O for the clock and data lanes in the TX core configuration for the selected bank.
<2500	Enabled (i.e., 1)	User can select any I/O for the clock and data lanes but the Clock Lane and Data Lanes should not be in the same Nibble.

For the RX core configuration, select the clock capable pin that is 0th Pin ("XCC" and "GC/XCC" pins) of a nibble for the clock lane for the selected XPIO bank.

Select the data lane position depending upon the Clock lane Nibble for the RX core configuration, that is, in the nibble where the clock lane is present and adjacent nibble (Highly recommended). Following is the representation of 4 instances of 4 lane D-PHY in a Bank.



Figure 17: RX Core Configuration



Detailed steps on how to use the Vivado IDE Planning is detailed under section "I/O Planning for Versal Advanced IO Wizard" in Advanced I/O Wizard LogiCORE IP Product Guide (PG320).

While selecting the IOs in a bank across nibbles, users need to ensure the inter-nibble and interbyte clock guidelines are followed. Refer to the "Clocking" section in *Versal Adaptive SoC SelectIO Resources Architecture Manual* (AMO10).


The following figure shows the eight MIPI D-PHY RX cores configured with one clock lane and two data lanes and implemented in a single I/O bank.

The DPHY\_RX\_MASTER is configured with Include Shared Logic in core option and the remaining cores are configured with Include Shared Logic in example design. The constant <code>clkoutphy</code> signal is generated within the PLL of the DPHY\_RX\_MASTER core irrespective of the line rate and shared with all other slave IP cores (DPHY\_RX\_SLAVE1 to DPHY\_RX\_SLAVE7) with different line rates. The <code>pll\_lock</code> signal connection is required for slave IP initialization.

**Note:** When the master D-PHY RX line rate is < 1500 Mbps, the slave D-PHY RX can be configured with any line rates < = 1500 Mbps, but when the master D-PHY RX line rate is > 1500 Mbps the slave RX should only be configured with matching line rate of master D-PHY RX.



Figure 18: MIPI D-PHY RX Core Shared Logic Use Case for Single I/O Bank





## Clocking

The MIPI D-PHY Controller requires a 200 MHz free running clock (core\_clk). This clock is used as input to the Mixed-Mode Clock Manager (MMCM), and the required clocks are generated based on IP configurations.



**IMPORTANT!**  $core_clk$  should be either coming from the on-board oscillator or the single MMCM or the PLL from target FPGA device.  $core_clk$  should not be generated from the cascaded MMCM blocks.

The following figures show the MIPI D-PHY Controller clock diagrams for supported families. The MIPI D-PHY TX core takes <code>core\_clk</code> as an input and generates the necessary clocks from the MMCM. The <code>clkoutphy</code> signal from the PLL is used in the BITSLICE\_CONTROL of the PHY block in native mode.

Component Name

RIU\_CLK

XPHY

PLL\_CLK

txclkesc

D-PHY TX Fabric Logic

Figure 19: MIPI D-PHY Core TX Clocking for Versal Adaptive SoC

X24840-120720



Component Name

RIU\_CLK

XPHY
PLL\_CLK

Txclkesc


PLL

Txclkesc

D-PHY TX Fabric Logic

Figure 20: MIPI D-PHY Core TX Clocking for UltraScale+ Families

Figure 21: MIPI D-PHY Core RX Clocking for UltraScale+ and Versal Adaptive SoC where Line Rates ≤ 1500 Mbps



X23016-062819

**Note:** For line rates less than or equal to 1500 Mbps, the frequency value is 1500. When line rates are greater than 1500 Mbps, the frequency value is equal to the line rate.



Component Name

RIU\_CLK

BITSLICE\_CONTROL

PLL\_CLK

Clk Lane RX\_BITSLICE

rxbyteclkhs

Core\_clk (200 MHz)

D-PHY RX Fabric Logic

Figure 22: MIPI D-PHY Core RX Clocking for UltraScale+ and Versal Adaptive SoC where Line Rates >1500 Mbps

X24838-111820

**Note:** For line rates less than or equal to 1500 Mbps, the frequency value is 1500. When line rates are greater than 1500 Mbps, the frequency value is equal to the line rate.

The following figures show the MIPI D-PHY Controller clock diagrams for 7 series FPGA families. The MIPI D-PHY Controller takes <code>core\_clk</code> as an input and generates the necessary clocks from the MMCM for D-PHY TX IP. MMCM is not used in the D-PHY RX IP when the line rate is less than or equal to 1500 Mbps; for line rates greater than 1500 Mbps, MMCM is used.



core\_clk (200 MHz)

D-PHY TX Fabric Logic


Component Name

D-PHY TX Fabric Logic

Figure 23: MIPI D-PHY Core TX Clocking for 7 Series FPGA Families

X17794-090116

Figure 24: MIPI D-PHY Core RX Clocking for 7 Series FPGA Families



X17795-090116

The following table provides details about the core clocks.



**Table 31: MIPI D-PHY Clocking Details** 

Clock	Clock Frequency IP Configuration		Notes			
core_clk	200.000 MHz	All	Used for control logic and input to MMCM.			
txbyteclkhs <sup>1</sup>	10.000–187.500 MHz Derived from the line rate divided by 8	MIPI D-PHY TX core Shared Logic in Core	Input to PHY and used to transmit high-speed data. This clock is generated from oserdes_clk90_out as source for 7 series FPGAs.			
xiphy_byteclk_out <sup>1</sup>	75.000–187.500 MHz Line rate divided by ratio <sup>2</sup>	MIPI D-PHY TX core Shared Logic in Core Line rate < 600 Mbps	This output clock is used in high-speed data transfer. For use case details, see Case 4: UltraScale+ Device MIPI D-PHY TX Core (Line rates below 600 Mbps). This clock is not available for 7 series FPGA families.			
clkoutphy_out <sup>1</sup>	Line rate	Shared Logic in Core	PHY serial clock. This clock is not available for the 7 series FPGA families.			
txclkesc_out	10.000-20.000 MHz	MIPI D-PHY TX core Shared Logic in Core	Clock used for Escape mode operations			
txbyteclkhs_in <sup>1</sup>	10.000–187.500 MHz Derived from the line rate divided by 8.	MIPI D-PHY TX core Shared Logic in Example Design	Input to PHY and used to transmit high-speed data. This clock should be generated from oserdes_clk90_in as source for the 7 series FPGA families.			
xiphy_byteclk_in <sup>1</sup>	75.000–187.500 MHz Line rate divided by ratio <sup>2</sup>	MIPI D-PHY TX core Shared Logic in Example Design Line rates < 600 Mbps.	This input clock is used in high-speed data transfer. For use case details see Case 4: UltraScale+ Device MIPI D-PHY TX Core (Line rates below 600 Mbps). This clock is not available for 7 series FPGA families.			
clkoutphy_in <sup>1</sup>	Line rate	Shared Logic in Example Design	PHY serial clock. This clock is not available for the 7 series FPGA families.			
txclkesc_in	10.000-20.000 MHz	MIPI D-PHY TX core Shared Logic in Example Design	Clock used for Escape mode operations			
rxbyteclkhs	10.000–187.500 MHz Derived from the line rate divided by 8.	MIPI D-PHY RX core	Clock received on RX clock lane and used for high-speed data reception			
oserdes_clk_out	line rate/2	7 series FPGA families and Shared Logic is in the core and D-PHY TX configuration	Used to connect the CLK pin of TX clock lane OSERDES			
oserdes_clk90_out	line rate/2	7 series FPGA families and Shared Logic is in the core and D-PHY TX configuration	Used to connect the CLK pin of TX data lane OSERDES. It has 90 degree phase shift relationship with oserdes_clk_out			
oserdes_clkdiv_out	line rate/8	7 series FPGA families and Shared Logic is in the core and D-PHY TX configuration	Used to connect the CLKDIV pin of TX clock lane OSERDES and generated from oserdes_clk_out as source			
oserdes_clk_in	line rate/2	7 series FPGA families and Shared Logic is in the Example Design and D-PHY TX configuration	Used to connect the CLK pin of TX clock lane OSERDES			
oserdes_clk90_in	line rate/2	7 series FPGA families and Shared Logic is in the Example Design and D-PHY TX configuration	Used to connect the CLK pin of TX data lane OSERDES and should have 90 degree phase shift with oserdes_clk_in			



Table 31: MIPI D-PHY Clocking Details (cont'd)

Clock	Frequency	IP Configuration	Notes		
oserdes_clkdiv_in	line rate/8	7 series FPGA families and Shared Logic is in the Example Design and D-PHY TX configuration	Used to connect the CLKDIV pin of TX clock lar OSERDES and should be generated from oserdes_clk_in as source		
cl_tst_clk_in	line rate/2	7 series FPGA families D-PHY TX configuration and Shared Logic is in the Example Design and Infer OBUFTDS option is selected	Used for TX clock lane IO buffer tristate signal synchronization		
dl_tst_clk_in	line rate/2	7 series FPGA families D-PHY TX configuration and Shared Logic is in the Example Design and Infer OBUFTDS option is selected	Used for TX data lane IO buffer tristate signal synchronization		
cl_tst_clk_out	line rate/2	7 series FPGA families D-PHY TX configuration and Shared Logic is in the core and Infer OBUFTDS option is selected	Used for TX clock lane IO buffer tristate signal synchronization		
dl_tst_clk_in	line rate/2	7 series FPGA families D-PHY TX configuration and Shared Logic is in the core and Infer OBUFTDS option is selected	Used for TX data lane IO buffer tristate signal synchronization		

#### Notes:

- 1. The txbyteclkhs and xiphy\_byteclk clocks should be generated from same clock source or PLL.
- 2. Ratios for various line rate range are as follows:
  - 4 for 300 to 599 Mbps.
  - 2 for 150 to 299 Mbps.
  - 1 for 80 to 149 Mbps.

For example, the xiphy\_byteclk frequency is 125.000 MHz for 500 Mbps line rate.



**IMPORTANT!** All the input clocks supplied to the MIPI D-PHY core should have  $\pm 100$  PPM difference and violating this results in either data corruption or data duplication.

## Resets

The active-High reset signal core\_rst is used in the MIPI D-PHY Controller.

The following figure shows the power-on reset behavior for the MIPI D-PHY Controller.



- 1. The core\_rst signal is asserted for forty core\_clk cycles. Forty clock cycles are required to propagate the reset throughout the system.
- 2. The mmcm\_lock and pll\_lock signals go Low due to core\_rst assertion.
- 3. The  $mmcm_lock$  signal is asserted within 100  $\mu$ s after  $core_rst$  deassertion and generates the input clock for the PLL.
- 4. The pll\_lock signal is asserted within 100 µs after mmcm\_lock assertion.
- 5. LP-11 is driven on the lines for T\_INIT or longer. This helps the MIPI D-PHY core complete the lane initialization. Lane initialization is indicated by the <code>init\_done</code> internal status signal in the waveform.
- 6. After LPX\_PERIOD of LP-11 assertion, stopstate is asserted.




Figure 25: Power on Reset Sequence for the MIPI D-PHY Core

The following table summarizes all resets available to the MIPI D-PHY Controller and the components affected by them.

Table 32: Reset Coverage

Functional Block	core_rst	DPHY_EN (Core Enable from Register)	SRST (Soft Reset from Register)	s_axi_areset n	
TX/RX PCS	Yes	Yes	Yes	No	
TX/RX PHY	Yes	Yes	No	No	
Registers	Yes	Yes	Yes	Yes	
Lane Initialization	Yes	Yes	No	No	

The following figure shows the MIPI D-PHY TX IP and MIPI RX IP connected in a system. Config 1 and Config 2 can be in the same or multiple device(s)/board(s).



Config 1

core\_rst (TX)
stopstate (TX)
TX

MIPI D-PHY
RX

stopstate (RX)
stopstate (RX)

Figure 26: MIPI D-PHY TX and RX System

The following figure shows the reset assertion sequence for MIPI D PHY Core:

Figure 27: Reset Assertion Sequence for MIPI D-PHY Core

## Resetting the MIPI D-PHY TX and RX Core

To reset the MIPI D-PHY TX and RX core in a system, perform the following procedure:

- 1. Assert core\_rst of MIPI D-PHY TX IP core for minimum 40 core\_clk cycles.
- 2. Assert core\_rst of MIPI D-PHY RX IP core for minimum 40 core\_clk cycles.
- 3. Release the MIPI D-PHY RX core\_rst signal.

**Note:** When there are multiple instances of D-PHY within the same bank, or when there are TX and RX in same bank, perform the reset removal at same time.

4. Release the MIPI D-PHY TX core\_rst signal.

**Note:** When there are multiple instances of D-PHY within the same bank, or when there are TX and RX in same bank, perform the reset removal at same time.

- 5. The MIPI D-PHY RX IP core initialization happens after a T\_INIT\_SLAVE time of 100  $\mu$ s and is indicated by the assertion of stopstate.
- 6. The MIPI D-PHY TX IP core initialization happens after a T\_INIT\_MASTER time if 1 ms and is indicated by stopstate assertion.
- 7. At this point, the MIPI D-PHY TX IP core is ready to accept data from the TX PPI interface.

**Note:** The impact of the assertion of core\_rst on the MIPI D-PHY core is the same as the assertion of the DPHY\_EN bit of the CONTROL register.



### Resetting TX-Only Designs

- 1. Assert the MIPI D-PHY TX IP core\_rst.
- 2. Hold reset signals for a minimum of 40 core\_clk cycles.
- 3. Deassert the MIPI D-PHY TX core\_rst signal.
- 4. The MIPI D-PHY TX IP core initialization completes after a T\_INIT\_MASTER time of 1 ms and is indicated by the assertion of the stopstate signal.
- 5. At this point, the MIPI D-PHY RX IP core is ready to accept, and the MIPI D-PHY TX IP core is ready to send, data fed from the TX PPI interface.

### Resetting RX-Only Designs

- 1. Assert the MIPI D-PHY RX IP core\_rst.
- 2. Hold the reset signals for a minimum of 40 core\_clk cycles.
- 3. Deassert the MIPI D-PHY RX core\_rst signal.
- 4. The MIPI D-PHY RX IP core initialization completes after a  $T_{INIT\_SLAVE}$  time of 100  $\mu$ s. This is indicated by the assertion of the stopstate signal.
- 5. At this point, the MIPI D-PHY RX IP core is ready to accept MIPI D-PHY serial data from the TX partner.

## **Protocol Description**

A high-speed clock is generated from the clock lane and is used for high-speed operations. The line status is detected based on low-power signals. During normal operation, the Lane module is always in the control mode or high-speed mode. High-speed operations happen in bursts, and start from and end in the Stop state (LP-11).



**IMPORTANT!** A low-power line state of less than 20 ns is ignored by the MIPI D-PHY RX core.

The following sections describe the features in detail for the MIPI D-PHY Controller.

### **Initialization**

After power-up, the slave side PHY is initialized when the master PHY drives a Stop state for a period longer than T\_INIT. The first Stop state (LP-11) that is longer than the specified T\_INIT is called the Initialization period.

Note: T INIT is considered a protocol-dependent parameter which must be longer than 100 µs.



## **High Speed Transfer**

High-speed signaling is used for fast data traffic. High-speed data communication appears in bursts with an arbitrary number of payload data bytes.

## **High Frequency Clock Transmission**

The clock lane transmits a low-swing, differential high-speed DDR clock from the master to the slave for high-speed data transmission. It is controlled by the protocol through the clock lane PPI. The clock signal has quadrature-phase with a toggling bit sequence on the data lane.

## **Escape Mode**

The low-power (LP) functions include single-ended transmitters (LP-TX), receivers (LP-RX), and Low-Power Contention-Detectors (LP-CD). Because this core supports only unidirectional communication, contention detector logic is not required. Low-power functions are always present in pairs as these are single-ended functions operating on each of the two interconnect wires individually.

### **Remote Triggers**

The MIPI D-PHY Controller defines four types of trigger commands. In escape mode, the MIPI D-PHY applies Spaced-One-Hot bit encoding for asynchronous communication. Therefore, operation of a data lane in this mode does not depend on the clock lane. Trigger signaling is the mechanism to send a flag to the protocol at the receiving side, on request of the protocol on the transmitting side. So, data received after the trigger command is not interpreted by the core.

#### Low Power Data Transmission

Low-Power Data Transmission (LPDT) data can be communicated by the protocol at low speed, while the lane remains in low-power mode. Data is encoded on the lines with the Spaced-One-Hot code. The data is self-clocked by the applied bit encoding and does not rely on the clock lane. The core supports a maximum data transfer of 10 Mbps in low-power (LP) mode.

**Note:** The maximum clock frequency is 20 MHz in LPDT.

#### **Ultra-Low Power State**

This is one type of escape mode and is supported by both the clock lane and data lane. You can exit the ultra low power state by doing the following:

• If the D-PHY RX ULPS WAKEUP counter for 1ms time option is selected, D-PHY TX must send the Mark-1 (LP-10) state for a duration of 1ms or longer, then drive the stop-state to make RX exits from the ULPS state.



• If the D-PHY RX ULPS WAKEUP counter for 1ms time option is *not* selected, then D-PHY RX IP checks only for the Mark-1 (LP-10) transition to exit from the ULPS mode.

### **Interfaces**

The MIPI D-PHY Controller has a PPI interface and an AXI4-Lite interface.

### **PPI Interface**

The following section explains the PPI timing through a series of examples.

#### Example 1: High-Speed Transmit from D-PHY TX (Master) Side

This section describes a high-speed transmission by the D-PHY TX (Master) IP.


- 1. While txrequesths is Low, the lane module ignores the value of txdatahs [7:0]. To begin transmission, the protocol drives the txdatahs signal with the first byte of data and asserts the txrequesths signal.
- 2. This data byte is accepted by the D-PHY on the first rising edge of txbyteclkhs with txreadyhs also asserted. Now, the protocol logic drives the next data byte onto txdatahs. After every rising clock cycle with txreadyhs active, the protocol supplies a new valid data byte or ends the transmission.
- 3. After the last data byte has been transferred to the lane module, txrequesths is driven Low to cause the lane module to stop the transmission and enter Stop state.
- 4. The txreadyhs signal is driven Low after txrequesths goes Low.

The minimum number of bytes transmitted can be as small as one.

**Note:** The txrequesths signal of the TX clock lane must be asserted to start the high-speed data transfer.

The following figure shows the high-speed transmission by the D-PHY TX (Master) IP.

Figure 28: High-Speed Mode Data Transfer from D-PHY TX (Master)



The start-up time can be calculated using.

2\*LPX\_TIME + HS\_PREPARE\_TIME + HS\_ZERO\_TIME + CDC\_DELAY.



Where HS\_PREPARE and HS\_ZERO are D-PHY protocol timing parameters and maximum values used in the IP. You cannot control theHS\_PREPARE and HS\_ZERO values as they are automatically calculated based on the line rate. You can configure LPX using the AMD Vivado™ IP Catalog. CDC\_DELAY will be 30 ns + 2 txbyteclkhs.

#### **Example 2: Low-Power Data Transfer from D-PHY TX (Master) Side**

This section describes low-power data transmission operation.

- 1. For low-power data transmission, the txclkesc signal is used. The PPI directs the data lane to enter low-power data transmission escape mode by asserting txrequestesc and setting txlpdtesc High.
- 2. The low-power transmit data is transferred on the txdataEsc[7:0] when txvalidesc and txreadyesc are both active at a rising edge of txclkesc. The byte is transmitted in the time after the txdataesc is accepted by the MIPI D-PHY TX core (txvalidesc and txreadyesc are High) and therefore the txclkesc continues running for some minimum time after the last byte is transmitted.
- 3. The PPI knows the byte transmission is finished when txreadyese is asserted.
- 4. After the last byte has been transmitted, the PPI deasserts txrequestesc to end the low-power data transmission. This causes txreadyesc to return Low, after which the txclkesc clock is no longer needed.

The following figure shows the low-power data transmission operation.




Figure 29: Low-Power Data Transfer from D-PHY TX (Master)

## Example 3: Trigger Command Transmission from D-PHY TX (Master) Side


This section describes trigger transmission operation.

- 1. txrequestesc is asserted along with the trigger value in txtriggeresc[3:0].
- 2. Because the PPI does not have a handshake signal to report back the trigger transmission on the serial line, txrequestesc is driven Low after 30 txclkesc clock cycles. The 30 clock cycles ensures that the MIPI D-PHY TX core transfers the trigger command on the serial line.

The following figure shows the trigger transmission operation.



Figure 30: Trigger Command Transmission from D-PHY TX (Master)




#### Example 4: D-PHY TX (Master) Data Lane ULPS Operation

This section describes a TX data lane ULPS operation.

- 1. The PPI drives txrequestesc High to initiate the ULPS entry request. The txulpsesc signal is asserted for one txclkesc cycle.
- 2. The MIPI D-PHY TX core drives the data lane ulpsactivenot (active-Low) to Low which indicates that the ULPS command is transmitted on the serial lines.
- 3. The PPI drives the txulpsexit pulse to start the ULPS exit operation.
- 4. The MIPI D-PHY TX core responds by deasserting the ulpsactivenot signal and starts transmitting MARK-1 on the line for T\_WAKEUP time.
- 5. The PPI deasserts the txrequestesc after T\_WAKEUP time has elapsed following the deassertion of the ulpsactivenot signal.

The following figure shows TX data lane ULPS operation.

Figure 31: D-PHY TX (Master) ULPS Mode Operation for Data Lane



### Example 5: D-PHY TX (Master) Clock Lane ULPS Operation

This section describes a TX clock lane ULPS operation.


- 1. The PPI drives txulpsclk to initiate the clock lane ULPS mode.
- 2. The MIPI D-PHY TX core drives the clock lane ulpsactivenot (active-Low) to Low after the ULPS entry sequence is transmitted on the serial line.
- The PPI asserts the txulpsexit signal to exit from ULPS.



- 4. The MIPI D-PHY TX core drives the ulpsactivenot High and drives MARK-1 on the serial lines.
- 5. The PPI deasserts the txrequestesc after T\_WAKEUP time has elapsed following deassertion of the ulpsactivenot signal.

The following figure shows the TX clock lane ULPS operation.

Figure 32: D-PHY TX (Master) ULPS Mode Operation for Clock Lane




#### Example 6: High-Speed Receive at D-PHY RX (Slave) Side

This section describes a high-speed reception at the slave side PPI. This behavior is shown in the following figure.

The rxactivehs signal indicates that a receive operation is occurring. A normal reception starts with a pulse on rxsynchs followed by valid receive data on subsequent cycles of rxbyteclkhs. Note that the protocol is prepared to receive all of the data. There is no method for the receiving protocol to pause or slow data reception.

Because end-of-transmission (EoT) processing is not performed in the PHY, one or more additional bytes are presented after the last valid data byte. The first of these additional bytes, shown as byte "C" in the following figure, is either all 1s or all 0s. Subsequent bytes might or might not be present and can have any value. The <code>rxactivehs</code> and <code>rxvalidhs</code> signals transition Low simultaneously sometime after byte "C" is received. After these signals have transitioned Low, they remain Low until the next high-speed data reception begins.

Figure 33: High-Speed Mode Data Receive at the D-PHY RX (Slave)






**Note:** D-PHY RX data lanes operate independently and the received high-speed data, from the serial lines, is passed to the higher layers through PPI. MIPI D-PHY RX IP does not perform any byte alignment or inter-lane skew between RX data lanes. It is the responsibility of the higher layer protocol cores. MIPI CSI-2 Receiver Subsystem compensates up to two rxbyteclkhs clock cycles between RX data lanes PPI High-Speed data.

## Example 7: High-Speed Receive with Synchronization Error at D-PHY RX (Slave) Side

The MIPI D-PHY RX core can detect a start-of-transmission (SoT) pattern with single-bit error. It is reported by the assertion of rxerrsoths for one clock cycle of rxbytehs along with the rxsynchs pulse. This behavior is shown in the following figure.


Figure 34: High-Speed Mode Data Receive with Synchronization Error at the D-PHY RX (Slave)



## Example 8: High-Speed Mode Data Receive with Loss of Synchronization at D-PHY RX (Slave) Side

The MIPI D-PHY RX core reports the multi-bit error on the SoT pattern by asserting rxerrsotsynchs for one clock cycle of rxbyteclkhs. This scenario indicates that the SoT pattern is corrupted. Note that rxsynchs is not asserted. Received payload is passed on to the PPI. This behavior is shown in the following figure.

Figure 35: High-Speed Mode Data Receive with Loss of Synchronization at the D-PHY RX (Slave)




#### **Example 9: Low-Power Receive at D-PHY RX (Slave) Side**

The following figure shows a single-byte data reception in low-power mode.



- The rxclkesc signal is generated by the MIPI D-PHY RX core from the data lane interconnect.
- The signal rxlpdtesc is asserted by the MIPI D-PHY RX core when the LPDT entry command is detected and stays High until the data lane returns to the Stop state, indicating that the LPDT transmission has finished.
- rxdataesc[7:0] is valid when rxvalidesc is asserted High.


Figure 36: Low-Power Data Reception at the D-PHY RX (Slave)



## Example 10: Low-Power Data Receive with Synchronization Error at D-PHY RX (Slave) Side

The MIPI D-PHY RX core reports an error to the PPI if the number of received valid bits during LPDT is not a multiple of eight. This is indicated by asserting errsyncesc along with stopstate and remains asserted until the next change in the serial line state. This behavior is shown in the following figure.


Figure 37: Low-Power Data Reception with Synchronization Error at the D-PHY RX (Slave)



### Example 11: ULPS Operation at D-PHY RX (Slave) Data Lane

The RX Data lane ULPS entry is indicated by assertion of rxulpsesc along with assertion of ulpsactivenot (active-Low) signal. ULPS exit is marked by reception of MARK-1 on the line and ulpsactivenot is deasserted. After receiving MARK-1 for T\_WAKEUP time (1 ms minimum), rxulpsesc is deasserted. This behavior is shown in the following figure.

Figure 38: D-PHY RX (Slave) ULPS Mode Operation for Data Lane






#### Example 12: ULPS Operation at D-PHY RX (Slave) Clock Lane

The RX clock lane ULPS entry is indicated by assertion of rxulpsclknot (active-Low) along with assertion of ulpsactivenot (active-Low) signal. ULPS exit is marked by reception of MARK-1 on the line and ulpsactivenot is deasserted. After receiving MARK-1 for T\_WAKEUP time (1 ms minimum), rxulpsclknot is deasserted. This behavior is shown in the following figure.

Figure 39: D-PHY RX (Slave) ULPS Mode Operation for Clock Lane




#### Example 13: RX Data Lane Initialization Using forcerxmode

The RX data lane can be initialized using the forcerxmode signal. This behavior is shown in the following figure.

- 1. forcerxmode is the asynchronous signal and is sampled using core\_clk.
- 2. The forcerxmode assertion resets the lane initialization status, which is shown as the init\_done signal in the waveform.
- 3. LP-11 should be driven on dp/dn serial lines for T\_INIT or longer by the MIPI D-PHY TX (Master). This initializes the RX data lane.
- 4. Stopstate is driven High after lane is initialized.
- 5. forcerxmode can be deasserted by sampling stopstate.

Figure 40: RX Data Lane Initialization Using forcerxmode



**Note:** Back channel communication is not available from the MIPI D-PHY RX (Slave) to the MIPI D-PHY TX (Master). Hence, you are responsible for making sure that MIPI D-PHY TX drives LP-11 on serial lines after forcerxmode is asserted on the MIPI D-PHY RX core module. Otherwise, the MIPI D-PHY RX core does not complete the initialization.



## **AXI4-Lite Interface**

The register interface uses an AXI4-Lite interface, which was selected because of its simplicity. The following figures show typical AXI4-Lite write and read transaction timings.





Figure 41: AXI4-Lite Write Timing Diagram





## Design Flow Steps

This section describes customizing and generating the core, constraining the core, and the simulation, synthesis, and implementation steps that are specific to this IP core. More detailed information about the standard AMD Vivado™ design flows and the IP integrator can be found in the following Vivado Design Suite user guides:

- Vivado Design Suite User Guide: Designing IP Subsystems using IP Integrator (UG994)
- Vivado Design Suite User Guide: Designing with IP (UG896)
- Vivado Design Suite User Guide: Getting Started (UG910)
- Vivado Design Suite User Guide: Logic Simulation (UG900)

## **Customizing and Generating the Core**

This section includes information about using AMD tools to customize and generate the core in the AMD Vivado $^{\mathsf{M}}$  Design Suite.

If you are customizing and generating the core in the Vivado IP integrator, see the Vivado Design Suite User Guide: Designing IP Subsystems using IP Integrator (UG994) for detailed information. IP integrator might auto-compute certain configuration values when validating or generating the design. To check whether the values do change, see the description of the parameter in this chapter. To view the parameter value, run the validate\_bd\_design command in the Tcl console.

You can customize the IP for use in your design by specifying values for the various parameters associated with the IP core using the following steps:

- 1. Select the IP from the IP catalog.
- 2. Double-click the selected IP or select the Customize IP command from the toolbar or right-click menu.

For details, see the Vivado Design Suite User Guide: Designing with IP (UG896) and the Vivado Design Suite User Guide: Getting Started (UG910).

Figures in this chapter are illustrations of the Vivado IDE. The layout depicted here might vary from the current version.




## **Core Configuration Tab**

The following figure shows the Core Configuration tab for customizing the MIPI D-PHY Controller.

Figure 43: Core Configuration Tab for D-PHY TX

1 Documentation 🕒 IP Location C Switch to Defaults Component Name mipi\_dphy\_0 Core Configuration Shared Logic








Figure 44: Core Configuration Tab for D-PHY RX

#### **Component Name**

The Component Name is the base name of the output files generated for this core.



**IMPORTANT!** The name must begin with a letter and be composed of the following characters: a to z, A to z, 0 to 9 and "\_".

#### **Core Parameters**

- **D-PHY Lanes:** Select the number of data lanes to be used in the core. The valid range for TX is from 1 to 4, and for RX is from 1 to 8.
- Line Rate: Enter a line rate value in megabits per second (Mbps) within the valid range: 80 to 3200 Mbps based on the device selected. The Vivado IDE automatically limits the line rates based on the device selected. For details about family/device specific line rate support, refer to the respective device data sheet. For example:



Table 33: MIPI D-PHY Performance Zynq UltraScale+ MPSoC

	I/O	nk Conditions <sup>1</sup>	Speed Grade and V <sub>CCINT</sub> Operating Voltages					
Description Ban	Bank		0.90V	0.90V 0.85V		0.72V		Units
	Туре		-3	-2	-1	-2	-1	
Maximum MIPI HP D-PHY transmitter or receiver data rate per lane.	НР	XC and XA devices usingVivado tools 2019.2.2 or later.	2500	2500	2500 <sup>2</sup>	2500	1260	Mbps
	XC and XA devices usingVivado tools 2019.1.1 through 2019.2.1.	2500	2500	1260	2500	1260	Mbps	
		XC and XA devices usingVivado tools 2019.1 or earlier.	1500	1500	1260	1260	1260	Mbps
		XQ devices	1500	1500	1260	1260	1260	Mbps
		All devices in SBVA484, SFRA484, UBVA494, and UBVA530 packages.	1260	1260	1260	1260	1260	Mbps

#### Notes:

- 1. For applicable conditions, the lower maximum data rate applies.
- 2. XA devices with the -1Q speed grade require Vivado tools 2020.1, or later, for data rates greater than 1260 Mbps.
- 3. Please refer to Zynq UltraScale+ MPSoC Data Sheet: DC and AC Switching Characteristics (DS925) for latest updates.
- **Data Flow:** Select the options for the direction of the data transfer. Available options are TX (for Master) and RX (for Slave).
- Enable Splitter Bridge Mode: Select this to enable splitter bridge mode. This allows to replicate received MIPI camera stream to multiple (1 to 4) MIPI output streams for further processing by external modules.
- Number of TX Interfaces: Select the number MIPI output TX interfaces when Enable Splitter Bridge Mode is selected. You can select up to four TX interfaces. Based on number of TX interfaces selected, the GUI allows I/O configuration for all these interfaces separately. I/Os of each TX interface can be in the same bank or a different bank.

**Note:** You must make sure that the all TX I/Os are exclusive and follow IO guidelines.

- Escape Clk (MHz): Enter a valid escape clock frequency in MHz into the text box for the MIPI D-PHY Master (TX) core. The valid range is from 10.000 to 20.000 MHz. Applicable only for the MIPI D-PHY TX core.
- LPX Period (ns): Enter a valid LPX Period in nanoseconds (ns) into the text box for MIPI D-PHY Master (TX) core. The valid range is from 50 to 100 ns.



D-PHY RX ULPS WAKEUP counter for 1 ms time: Select the option to include 1 ms WAKEUP counter. Otherwise, D-PHY RX IP checks only for the LP-10 transition to exit from the ULPS mode.

Note: Available only for D-PHY RX configuration.

• **Resource Optimization presets:** By using the mentioned presets, you can reduce the resources depending upon the requirements.

If preset CSI2RX\_XLNX is selected, the ULPS and LPDT features are not supported by the core.

If preset CSI2RX\_XLNX2 is selected, the ULPS and LPDT features, errorsotsynchs assertion, and the checking of the LPX period are not supported by the core.

If preset CSI2TX\_XLNX is selected, the ULPS and ESC features are not supported by the core; furthermore, the register interface is removed, and the clock and data lane status information is provided through ports.

• IODELAY\_GROUP Name: This parameter is used to select the IODELAY\_GROUP name for the IDELAYCTRL. All core instances in the same bank sharing IDELAYCTRL should have the same name for this parameter. Select a unique name per bank.

Note: Available only for 7 series D-PHY RX configuration.

• Enable deskew sequence detection logic: This parameter is used to enable the deskew detection logic. When a deskew packet is received, D-PHY does the eye centering between clock and data.

**Note:** The minimum required length of the periodic calibration pattern is  $2^{13}$  UI.

- Enable the SSC Clock: This parameter is used when the SSC feature is required. When this parameter is selected, you must drive the SSC enabled byte clock (ssc\_byteclkhs\_in) to the core when the line rate is greater than 2500 Mbps and when the shared logic is inside the core.
- Transmit First Deskew Calibration Sequence: This parameter is used to enable the initial deskew pattern in D-PHY TX configuration.
- T\_SKEWCAL Parameter for first deskew seq (txbyteclkhs clocks): This parameter defines length of the initial calibration sequence.
- **Transmit Periodic deskew calibration sequence:** This parameter is used to enable the periodic deskew pattern in D-PHY TX configuration.

**Note:** The length of the periodic pattern depends on the length of  $dl< n>_txskewcalhs$ .


• Line rate supported by device Data sheet: This option is available for only 7 series devices. Select this option if the Line rate is within the range of the selected device. Else, please refer to the data sheet for Line rate limitations.



 Guarantees the clock Rising Edge Alignment to first payload bit on serial lines: This option is available for AMD Versal™ Adaptive SoC TX configuration. When selected, the first payload bit will be aligned to rising edge of the serial clock.

When the option 'Guarantees the clock Rising Edge Alignment to first payload bit on serial lines' is enabled, the first payload bit is aligned to the rising edge if the parameter is disabled. Then the first payload bit cannot be guaranteed to be on the rising edge of the clock.

Figure 45: Option Enabled: Guarantees the lock Rising Edge Alignment to first payload bit on serial lines



#### **Control and Debug**

• Infer OBUFTDS for 7 series HS outputs: Select this option to infer OBUFTDS for HS outputs.

**Note:** This option is available only for 7 series D-PHY TX configuration. It is recommended to use this option for D-PHY compatible solution based on resistive circuit. For details, see *D-PHY Solutions* (XAPP894).

- Enable Active Lane support: Select this option to control TX data lanes. Active lanes allows the D-PHY TX to run with lower lanes than IP is configured for. This helps the lane down scaling and disabling any TX data lane by the deasserting corresponding bit in the active\_lanes\_in bus input. It is recommended to update the active\_lanes\_in when all data lanes are in stopstate. HS\_TX\_TIMEOUT is disabled internally when the active\_lanes\_in feature is exercised. Lane 0 is always enabled (otherwise, txreadyhs is not asserted).
- Enable AXI4-Lite Register I/F: Select the AXI4-Lite based register interface for control and debug purposes.

#### **Protocol Watchdog Timers**

- Enable HS and ESC Timeout Counters/Registers: Enable the HS\_TX\_TIMEOUT/ HS\_RX\_TIMEOUT and ESC\_TIMEOUT counters. Select this option to enable the HS\_TIMEOUT and ESC\_TIMEOUT registers provided that the AXI4-Lite register interface is enabled.
- **HS Timeout (Bytes):** Enter the maximum transmission or reception length in bytes for High-Speed mode. The valid range is from 1,000 to 65,541 bytes.
- **Escape Timeout (ns):** Enter the maximum transmission or reception length in ns for LPDT escape mode. The valid range is from 800 to 25,600 ns.



- Calibration Mode: Select the calibration for 7 series D-PHY RX IP. Available options:
  - None (default selection) Does not add IDELAYE2 primitive.
  - Fixed Sets the IDELAYE2 TAP value given in the IDELAY Tap Value.
  - Auto Adds the IDELAYE2 primitive. IDELAY Tap Value will be configured by D-PHY RX IP based on received traffic and calibration algorithm. IP uses the DIFF\_TERM=TRUE setting for input buffers when Calibration mode is set to Auto. Auto algorithm performs a skew calibration on the run time. It usually requires few HS packet reception by D-PHY RX IP to determine the correct IDELAY tap value. This mode is available for line rates above 450 Mbps.
- External IDELAY tap loading: Allows to load IDELAY tap values through external ports in "Fixed" mode of Calibration.

*Note*: It is recommended to clock these ports through core\_clk.

- **IDELAY Tap Value:** Enter IDELAY TAP value used calibration in fixed mode. The valid range is from 1 (default option) to 31.
- Include IDELAYCTRL in core: For multiple D-PHY RX IP cores that are sharing single IO bank, select this option to include IDELAYCTRL in the IP for the auto calibration mode. Only one IDELAYCTRL is available per I/O bank. In case of multiple D-PHY RX cores in single I/O bank, only one D-PHY RX IP core should have this option selected. For the rest of D-PHY RX cores, this option should be unselected.

Note: This option is applicable only for 7 series D-PHY RX IP configuration.

 Enable 300 MHz clock for IDELAYCTRL: Select this option to connect 300 MHz to IDELAYCTRL and is used in auto calibration mode.

#### Note:

- This option is applicable only for 7 series D-PHY RX IP configuration.
- For 7 series in AUTO Mode, when there are multiple instances of DPHY and they share the IDELAY
  control ready from one DPHY instance to other DPHY instance. The DPHY instance which shares
  the IDELAY controller ready cannot have the Enable 300 MHz clock for IDELAYCTRL parameter set
  to true.
- For 7 series, internal IP timing is tested and validated to a max 1250 Mbps. Meeting timing at Line Rates Higher than 1250 Mbps may be possible depending on setup and are available in the GUI.

**Note:** Internal timing limitations are different than physical timing limitations, which are based on the PCB configuration and may be lower. The variables are the use of an external PHY, resistor network and termination options. Validate that the full system can handle the line rate requirement of your design. See *D-PHY Solutions* (XAPP894) for more information.


## **Shared Logic Tab**

The following figure shows the Shared Logic tab of the Customize IP interface.



**Note:** This tab is not available for 7 series D-PHY RX configuration.

Figure 46: Shared Logic Tab



This tab allows you to select whether the MMCM and PLL are included in the core or in the example design. Following are the available options:

- Include Shared Logic in core
- Include Shared Logic in example design (default selection)
- MMCM Sharing Across the banks is available if you select Include Shared Logic in the core.

## **Pin Assignment Tab**

The following figure shows the I/O pin parameters for the core. For more information on the optimal IO pin assignment, see Appendix C, Pin and Bank Rules.

**Note:** This tab is not available for 7 series and Versal D-PHY RX configuration.






Figure 47: Pin Assignment Tab

• HP IO Bank Selection: Select the HP I/O bank for clock lane and data lane implementation.

**Note:** This option is not available for 7 series FPGAs as D-PHY can be implemented in both HR bank IO and HP bank IO.

- Clock Lane: Select the LOC for clock lane. This selection determines the I/O byte group within the selected HP I/O bank.
- Data Lane 0/1/2/3: This displays the Data lane 0, 1, 2, and 3 LOC based on the clock lane selection.

## **User Parameters**

The following table shows the relationship between the fields in the AMD Vivado™ IDE and the user parameters (which can be viewed in the Tcl Console).



Table 34: Vivado IDE Parameter to User Parameter Relationship

Vivado IDE Parameter/Value	User Parameter/Value	Default Value		
Core Parameters				
D-PHY Lanes	C_DPHY_LANES	1		
Line Rate (Mb/s)	C_LINE_RATE	1,000		
Data Flow Mode	C_DATA_FLOW	Master (TX)		
Escape Clk (MHz)	C_ESC_CLK_PERIOD	20.000		
LPX (ns)	C_LPX_PERIOD	50		
D-PHY RX ULPS WAKEUP counter for 1ms time	C_EN_ULPS_WAKEUP_CNT	False		
IODELAY_GROUP name	C_IDLY_GROUP_NAME	mipi_dphy_idly_group		
Enable the SSC clock	C_EN_SSC	False		
Guarantees the rising edge clock alignment to first payload data bit	C_EN_DCTS_LOGIC	False		
External IDELAY tap loading	C_EN_EXT_TAP	False		
	Protocol Watchdog Timers	•		
Enable Deskew Sequence detection Logic	C_RCVE_DESKEW	0		
Enable HS and ESC timeout counters/ Registers	C_EN_TIMEOUT_REGS	0		
HS Timeout (Bytes)	C_HS_TIMEOUT	65,541		
Escape Timeout (ns)	C_ESC_TIMEOUT	25,600		
	Debug and Control	•		
Enable Register Interface	C_EN_REGIF	0		
OBUFTDS Inference	C_EN_HS_OBUFTDS	0		
Active Lane Support	C_EN_ACT_LANES	0		
HS_SETTLE Parameter (ns)	C_HS_SETTLE_NS	145		
Internal MMCM	C_EXT_MMCM	0		
External MMCM	C_EXT_MMCM	1		

## **Output Generation**

For details, see the Vivado Design Suite User Guide: Designing with IP (UG896).

# **Constraining the Core**

#### **Required Constraints**

This section defines the additional constraint requirements for the core. Constraints are provided with a Design Constraints (XDC) file. An XDC is provided with the HDL example design to give a starting point for constraints for your design.



#### **Device, Package, and Speed Grade Selections**

Select the device, package and speed grades after referring to the following data sheets for details on supported maximum data rate supported.

- Kintex UltraScale+ FPGAs Data Sheet: DC and AC Switching Characteristics (DS922)
- Virtex UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics (DS923)
- Zynq UltraScale+ MPSoC Data Sheet: DC and AC Switching Characteristics (DS925)
- Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics (DS931)
- Versal AI Core Series Data Sheet: DC and AC Switching Characteristics (DS957)

#### **Clock Frequencies**

core\_clk should be specified as follows:

```
create_clock -name core_clk -period 5.000 [get_ports core_clk]
```

This constraint defines the frequency of core\_clk that is supplied to the MMCM and PCS logic.

#### **Clock Management**

The MIPI D-PHY Controller uses an MMCM to generate the general interconnect clocks, and the PLL is used to generate the serial clock and parallel clocks for the PHY. The input to the MMCM is constrained as shown in Clock Frequencies. No additional constraints are required for the clock management.

#### **Clock Placement**

This section is not applicable for this IP core.

#### Banking

The MIPI D-PHY Controller provides the Pin Assignment Tab option to select the HP I/O bank. The clock lane and data lane(s) are implemented on the selected I/O bank BITSLICE(s). When placing multiple cores, please follow banking rules for the target architecture. For AMD UltraScale™, refer to *UltraScale Architecture SelectIO Resources User Guide* (UG571), and for Versal, refer to *Versal Adaptive SoC SelectIO Resources Architecture Manual* (AM010) for more details.

Note: Pin assignment is not applicable for 7 series FPGAs and Versal DPHY IP configurations.

#### **Transceiver Placement**

This section is not applicable for this IP core.



#### I/O Standard and Placement

MIPI standard serial I/O ports should use MIPI\_DPHY\_DCI for the I/O standard in the XDC file for AMD UltraScale+™ families. The LOC and I/O standards must be specified in the XDC file for all input and output ports of the design. UltraScale+ MIPI D-PHY IP generates the IO pin LOC for the pins that are selected during IP customization. No IO pin LOC are provided for 7 series MIPI D-PHY IP designs. You have to manually select the clock capable IO for 7 series RX clock lane and restrict the IO selection within the IO bank for both D-PHY TX and D-PHY RX IP configurations.

It is recommended to select the IO bank with VRP pin connected for UltraScale+ MIPI D-PHY TX/RX IP core. If VRP pin is present in other IO bank in the same IO column of the device, the following DCI\_CASCADE XDC constraint should be used. For example, IO bank 65 has a VRP pin and the D-PHY TX IP is using the IO bank 66.

```
set_property DCI_CASCADE {66} [get_iobanks 65]
```

For more information on MIPI\_DPHY\_DCI IO standard and VRP pin requirements, see the *UltraScale Architecture SelectIO Resources User Guide* (UG571).

## **Simulation**

For comprehensive information about AMD Vivado<sup>™</sup> simulation components, as well as information about using supported third-party tools, see the *Vivado Design Suite User Guide: Logic Simulation* (UG900).

# **Synthesis and Implementation**

For details about synthesis and implementation, see the Vivado Design Suite User Guide: Designing with IP (UG896).



## Chapter 6

# Example Design

This chapter contains information about the example design provided in the AMD Vivado™ Design Suite.

## **Overview**

The top module instantiates all components of the core and example design that are needed to implement the design in hardware, as shown in the following figure. This includes the FRM\_GEN, DPHY TX IP, FRM\_CHK, and the DPHY RX IP modules.

D-PHY TX Example Design

TXP/TXN
DPHY TX IP

Demonstration Test Bench
<component\_name>\_TB

D-PHY RX Example Design

D-PHY RX Example Design

FRM\_CHK

DPHY RX IP
RXP/RXN

Figure 48: MIPI D-PHY Core Example Design

X23419-102319

The FRM\_GEN module generates user traffic for High-Speed mode and low-power data transmission (LPDT). This module contains a pseudo-random number generator using a linear feedback shift register (LFSR) with a specific initial value to generate a predictable sequence of data.



The FRM\_CHK module verifies the integrity of the RX data. This module uses the same LFSR and initial value as the FRM\_GEN module to generate the expected RX data. The received user data is compared with the locally-generated data and an error is reported if data comparison fails. The example design can be used to quickly get an MIPI D-PHY Controller design up and running on a board, or perform a quick simulation of the module. When using the example design on a board, be sure to edit the <component name>\_exdes.xdc file to supply the correct pins and clock constraints.



**IMPORTANT!** This implementation is used only for reference and as a demonstration of the example test bench.

Implementing the AMD Versal™ Example Design:

- 1. Once the Example design is open, synthesize the ex-design
- 2. Once synthesis is done, open the synthesized design & execute the following command in Tcl console 'xphy::generate\_constraints'.
- 3. Save the xdc & implement the design.

## Simulating the Example Design

For more information about simulation, see the Vivado Design Suite User Guide: Logic Simulation (UG900).

The simulation script performs the following:

- 1. Compiles the MIPI D-PHY example design and supporting simulation files.
- 2. Runs the simulation.
- 3. Runs checks to ensure that it completed successfully.

If the test passes, the following message is displayed:

```
MIPI_D-PHY_TB : INFO: Test Completed Successfully
```

If the test fails, the following message is displayed:

```
MIPI_D-PHY_TB : ERROR: Test Failed
```

If the test hangs, the following message is displayed:

```
MIPI_D-PHY_TB : ERROR: Test did not complete (timed-out)
```



## Chapter 7

# Test Bench

This chapter contains information about the example design provided in the AMD Vivado™ Design Suite.

The MIPI D-PHY Controller delivers a demonstration test bench for the example design. This chapter describes the MIPI D-PHY Controller test bench and its functionality. The test bench consists of the following modules:

- Device Under Test (DUT)
- Clock and reset generator
- Status monitor

The example design demonstration test bench is a simple Verilog module to exercise the example design and the core itself. It simulates an instance of the MIPI D-PHY TX example design that is externally looped back to the MIPI D-PHY RX example design. The following figure shows the MIPI D-PHY Controller test bench where DUT1 is configured as D-PHY TX, and DUT2 is configured as D-PHY RX.

The MIPI D-PHY Controller test bench generates all the required clocks and resets, and waits for successful data pattern checking to complete. If it fails to detect successful data pattern checking, it produces an error.

**Note:** Example design for AMD Versal<sup>™</sup> Adaptive SoC is supported only when the Example design is in the core.






Figure 49: MIPI D-PHY Test Bench

X14607-012716

# Verification, Compliance, and Interoperability

The MIPI D-PHY Controller has been verified using both simulation and hardware testing. A highly parameterizable transaction-based simulation test suite has been used to verify the core. The tests include:

- High-Speed data transmission
- High-Speed data reception
- Low-Power data transmission (LPDT)
- LPDT data reception
- Clock lane Ultra-Low Power State (ULPS) operation
- Data lane ULPS operation
- Triggers and escape mode commands
- Recovery from error conditions
- Register read and write access

## **Hardware Validation**

The MIPI D-PHY Controller is tested in hardware for functionality, performance, and reliability using AMD evaluation platforms. The MIPI D-PHY Controller verification test suites for all possible modules are continuously being updated to increase test coverage across the range of possible parameters for each individual module.

A series of MIPI D-PHY Controller test scenarios are validated using the AMD Zynq<sup>™</sup> UltraScale+<sup>™</sup> MPSoC ZCU102 development board. This board allows the prototyping of system designs where the MIPI D-PHY Controller is used for high-speed serial communication between two boards.

7 series FPGAs do not have native MIPI IOB support: target the HP/HR IO bank for 7 series FPGAs and the XPIO bank for AMD Versal™ devices.

For more information, refer D-PHY Solutions (XAPP894).



A series of interoperability test scenarios are listed in the following table that are validated using different core configurations and resolutions.

**Table 35: MIPI CSI2 Sensor Interoperability Testing** 

Sensor	Board/Device	Tested Configuration	Resolution
Omnivision OV13850	ZCU102/xczu9eg-ffvb1156-2-i-es2	D-PHY RX 1200 Mbps 1, 2, 4 Lanes	480p@60 fps, 720p@60 fps, 1080p@60 fps, 4k@30 fps
Sony IMX274	ZCU102/xczu9eg-ffvb1156-2-i-es2	D-PHY RX 1440 Mbps 4 Lanes	All supported modes by sensor
Sony IMX224	ZCU102/xczu9eg-ffvb1156-2-i-es2	D-PHY RX 149 Mbps, 594 Mbps 1, 2, 4 Lanes	All-pixel (QVGA) and Window cropping modes
Sony IMX274	ZC702/xc7z020clg484-1	D-PHY RX 576 Mbps 4 Lanes	1080p@60 fps

The following table lists the interoperability test, validated using the MIPI DSI display.

**Table 36: MIPI DSI Display Interoperability Testing** 

Sensor	Board/Device	Tested Configuration	Resolution
B101UAN01.7	ZCU102/xczu9eg-ffvb1156-2-e	D-PHY TX 1000 Mbps 4 Lanes	1920x1200@60 fps



## Appendix B

# Debugging

This appendix includes details about resources available on the Support website and debugging tools.

# Finding Help with AMD Adaptive Computing Solutions

To help in the design and debug process when using the core, the Support web page contains key resources such as product documentation, release notes, answer records, information about known issues, and links for obtaining further product support. The Community Forums are also available where members can learn, participate, share, and ask questions about AMD Adaptive Computing solutions.

#### **Documentation**

This product guide is the main document associated with the core. This guide, along with documentation related to all products that aid in the design process, can be found on the Support web page or by using the AMD Adaptive Computing Documentation Navigator. Download the Documentation Navigator from the Downloads page. For more information about this tool and the features available, open the online help after installation.

#### **Answer Records**

Answer Records include information about commonly encountered problems, helpful information on how to resolve these problems, and any known issues with an AMD Adaptive Computing product. Answer Records are created and maintained daily to ensure that users have access to the most accurate information available.

Answer Records for this core can be located by using the Search Support box on the main Support web page. To maximize your search results, use keywords such as:

- Product name
- Tool message(s)



• Summary of the issue encountered

A filter search is available after results are returned to further target the results.

#### Master Answer Record for the Core

AR 54550.

## **Technical Support**

AMD Adaptive Computing provides technical support on the Community Forums for this AMD LogiCORE™ IP product when used as described in the product documentation. AMD Adaptive Computing cannot guarantee timing, functionality, or support if you do any of the following:

- Implement the solution in devices that are not defined in the documentation.
- Customize the solution beyond that allowed in the product documentation.
- Change any section of the design labeled DO NOT MODIFY.

To ask questions, navigate to the Community Forums.

## **Debug Tools**

There are many tools available to address MIPI D-PHY v4.3 design issues. It is important to know which tools are useful for debugging various situations.

## **Vivado Design Suite Debug Feature**

The AMD Vivado™ Design Suite debug feature inserts logic analyzer and virtual I/O cores directly into your design. The debug feature also allows you to set trigger conditions to capture application and integrated block port signals in hardware. Captured signals can then be analyzed. This feature in the Vivado IDE is used for logic debugging and validation of a design running in AMD devices.

The Vivado logic analyzer is used to interact with the logic debug LogiCORE IP cores, including:

- ILA 2.0 (and later versions)
- VIO 2.0 (and later versions)

See the Vivado Design Suite User Guide: Programming and Debugging (UG908).



# **Simulation Debug**

The simulation debug flow for Mentor Graphics Questa Advanced Simulator is illustrated in the following figure. A similar approach can be used with other simulators.

Questa Advanced Simulator Debug Check for the latest supported version of Questa Advanced No Update to this version. Simulator for the core in the Release Notes Is this version being used? Yes If Verilog TB, do you No Obtain a mixed-mode simulation have a mixed-mode simulation license license? Yes Does simulating the core Yes See the Vivado Design Suite User Example Design give the Guide: Designing with IP (UG896) for expected output? information on simulating IP No Do you get errors You need to compile and map the Yes referring to failure to proper libraries. See the "Compiling access library? Simulation Library" section. No If the problem is more design specific open a case with AMD Technical Support,

and include a WLF file dump of the simulation. For the best results, dump the entire design hierarchy.

Figure 50: Questa Advanced Simulator Debug Flow

X14842-012616



# **Hardware Debug**

Hardware issues can range from link bring-up to problems seen after hours of testing. This section provides debug steps for common issues. The AMD Vivado™ debug feature is a valuable resource to use in hardware debug. The signal names mentioned in the following individual sections can be probed using the debug feature for debugging the specific problems.

The following figure shows the steps to perform a hardware debug.




Figure 51: Debug Flow Chart

## **General Checks**

- Ensure that all the timing constraints for the core were properly incorporated from the example design and that all constraints were met during implementation.
- Ensure that MMCM and PLL have obtained lock by monitoring mmcm\_lock\_out and pll\_lock\_out ports respectively.
- Verify the IO pin planning and XDC constraints.
- Follow recommended reset sequence.
- Verify all clocks are connected and are with expected frequencies.



- Enable AXI4-Lite based register interface to get core status and control.
- Make sure serial line trace lengths are equal. For PCB Guidelines refer UltraScale Architecture PCB Design User Guide (UG583).
- Verify the FMC\_VADJ voltage to 1.2V in case of FMC card usage.

#### **D-PHY Protocol Checks**

- Ensure that HS and Escape transactions are initiated when core is in StopState.
- Check the enable from PPI is connected and it is active-High during operation.
- Ensure bytes transferred or received are within HS\_TIMEOUT in case of HS mode and ESC\_TIMEOUT in case of LPDT.
- Ensure HS\_SETTLE of D-PHY RX matches with the HS\_PREPARE + HS\_ZERO of D-PHY TX.
- Check received LP transactions are at least of 20 ns duration or more.
- Monitor PPI error signals such as errsoths and errsotsynchs. Excessive errsotsynchs indicates either HS\_SETTLE parameter tuning or signal integrity issues on the D-PHY RX link.
- Ensure that there is no skew between different D-PHY RX lanes within same MIPI D-PHY interface. D-PHY RX IP does not perform any inter-lane skew adjustment operations on the received high-speed data. This is left to a higher level protocol layer such as CSI-2 RX.

### **Lane Initialization**

After the assertion of power-on reset, MMCM lock followed by PLL lock should be asserted by the core. Monitor the  $mmcm_lock_out$  and  $pll_lock_out$  signals for the lock status. The serial lines of clock lane and data lane(s) should be driven with LP-11 for a period of T\_INIT. The T\_INIT value of the D-PHY RX should be 50% to 80% of the T\_INIT value of the D-PHY TX. Bit 3 of the CL\_STATUS or DL\_STATUS registers confirm the completion of initialization. When the D-PHY core completes the initialization, stopstate is asserted on the PPI. Bit 4 of the CL\_STATUS register and bit 6 of the DL\_STATUS register indicate the Stop state.

#### **HS Clock Transfer**

The high-speed clock is transmitted on the D-PHY TX clock lane. The assertion of txrequesths on the TX clock lane starts the clock transmission. A value of 2'b01 in the MODE field of the CL\_STATUS register confirms the HS clock transfer. The cl\_rxclkactivehs PPI signal also can be used to confirm the HS clock reception in the D-PHY RX.



#### **HS Data Transfer**

HS data can be transferred as soon as the HS clock transmission has started. The txrequesths signal on the TX data lane starts the data transfer. A value of 2'b01 in the MODE field of the DL\_STATUS register confirms that the data lane is in HS mode. The PKT\_CNT field of the DL\_STATUS register provides the numbers of packets transmitted or received by the data lane. The HS mode PPI signals can also be used to monitor the HS data transfer. Each txrequesths is counted as one packet in the D-PHY TX and each rxactivehs with a rxsynchs pulse is considered as one packet in the D-PHY RX. Note that the D-PHY RX also counts erroneous transactions such as errsoths and errsotsynchs.

You can start with a small number of packets from the D-PHY TX and check whether the PKT\_CNT of both the D-PHY TX and D-PHY RX match. Ensure that all of the control mode sequences are captured without any errors and that the <code>errcontrol</code> signal of the PPI RX is asserted if any erroneous control sequence is received on the serial lines. The HS\_ABORT field in the DL\_STATUS register is asserted if the D-PHY RX is receiving more bytes than the HS\_TIMEOUT programmed value.

Monitor errsoths and errsotsynchs and tune the HS\_SETTLE of D-PHY RX IP after making sure that there are no signal integrity issues. HS\_SETTLE of D-PHY RX can be changed through AXI-4 Lite register interface and user can set desired value of HS\_SETTLE during IP generation using HS\_SETTLE\_NS hidden user parameter.

# **AXI4-Lite Interface Debug**

Read from a register that does not have all 0s as a default to verify that the interface is functional. Output  $s_{axi_arready}$  asserts when the read address is valid, and output  $s_{axi_rvalid}$  asserts when the read data/response is valid. If the interface is unresponsive, ensure that the following conditions are met:

- The s\_axi\_aclk and aclk inputs are connected and toggling.
- The interface is not being held in reset, and s\_axi\_areset is an active-Low reset.
- The interface is enabled, and s\_axi\_aclken is active-High (if used).
- The main core clocks are toggling and that the enables are also asserted.
- If the simulation has been run, verify in simulation and/or a Vivado Design Suite debug feature captures that the waveform is correct for accessing the AXI4-Lite interface.



## Appendix C

# Pin and Bank Rules

This appendix provides guidelines and recommendations to implement multiple D-PHY interfaces on supported AMD devices.

For more information on pin and bank rules, see the Advanced I/O Wizard LogiCORE IP Product Guide (PG320).



**IMPORTANT!** Pin swap functionality between P/N is not supported for any DPHY Lane.

## Pin and Bank Rules for Versal Adaptive SoCs

This section describes the pin rules for AMD Versal™ Adaptive SoCs.

- Select any XPIO Bank.
- RX clock lane pins must be "XCC", "GC/XCC" pins.
- Non-continuous IO usage is allowed for D-PHY TX and RX interfaces but not recommended.
- While Selecting the data lane pins for RX it should follow the inter Nibble & inter byte clocking.

Note: Refer to I/O Planning for Versal Devices for detailed pin rules for TX and RX.

## Pin Rules for Zynq UltraScale+ MPSoC Devices

This section describes the pin rules for AMD Zyng™ UltraScale+™ MPSoC devices.

- Clock lane pins are represented with clk\_<> and data lane pins are represented with data\_<>.
- D-PHY Interface are numbered from if0 to if7.
- Byte lanes in a bank are designed by T0, T1, T2, or T3. Nibbles within a byte lane are distinguished by a "U" or "L" designator added to the byte lane designator (T0, T1, T2, or T3). Thus, they are T0L, T0U, T1L, T1U, T2L, T2U, T3L, and T3U.
- Pins in a byte lane are numbered from 0 to 12.




**Note:** There are two PLLs per bank and a D-PHY uses one PLL in every bank that is being used by the interface.

#### **D-PHY RX Pin Rules**

- RX clock lane pins must be DBC, QBC and GC\_QBC pins.
- It is advised to select the IO pins continuously without leaving any IO pairs in the middle of D-PHY interface. The following figure shows the recommendation message that appears in the GUI.

Figure 52: Recommendation Message in the GUI for Non-Continuous Pin Assignment



- D-PHY IP uses IO in Native mode. Using the left out IO's in the nibble is not recommended, in case if its inevitable refer to "Mixing Native and Non-Native Mode I/O in a Nibble" section in UltraScale Architecture SelectIO Resources User Guide (UG571).
- HSSIO internally uses few IO under certain IO selection scenarios for Strobe propagation and this can be avoided by selecting IO continuously. Pin(s) used for Strobe propagation will be DBC, QBC or GC\_QBC and it will restrict you to implement the multiple D-PHY interfaces.
- D-PHY with two different line rates can be implemented within IO bank and each D-PHY interface will use one PLL.



- All the lanes of a particular MIPI D-PHY instance need to be in the same HP IO bank, which the Pin Assignment tab of XGUI automatically controls for UltraScale+ devices.
- In case of multiple D-PHY instances sharing clocking resources, all such instances also need to be in the same HP IO bank.
- Any IO being placed along with D-PHY interface should have DCI IO standard since D-PHY IO uses MIPI\_DPHY\_DCI IO Standard.
- IO used for data lanes can be swapped in any order by keeping RX clock lane IO LOC unchanged.

The following table shows an example of a four 4-lane D-PHY interface that be implemented in a single HP IO bank.

Table 37: 4x4-lane D-PHY Interface

Interface	Signal Name	Byte Group	Pin Type
-	-	T3U_12	-
-	-	T3U_11	N
-	-	T3U_10	Р
if3	data_rxn[3]	T3U_9	N
if3	data_rxp[3]	T3U_8	Р
if3	data_rxn[2]	T3U_7	N
if3	data_rxp[2]	T3U_6	Р
if3	data_rxn[1]	T3L_5	N
if3	data_rxp[1]	T3L_4	Р
if3	data_rxn[0]	T3L_3	N
if3	data_rxp[0]	T3L_2	Р
if3	clk_rxn	T3L_1	N
if3	clk_rxp	T3L_0	Р
-	-	T2U_12	-
-	-	T2U_11	N
-	-	T2U_10	Р
if2	data_rxn[3]	T2U_9	N
if2	data_rxp[3]	T2U_8	Р
if2	data_rxn[2]	T2U_7	N
if2	data_rxp[2]	T2U_6	Р
if2	data_rxn[1]	T2L_5	N
if2	data_rxp[1]	T2L_4	Р
if2	data_rxn[0]	T2L_3	N
if2	data_rxp[0]	T2L_2	Р
if2	clk_rxn	T2L_1	N
if2	clk_rxp	T2L_0	Р



Table 37: 4x4-lane D-PHY Interface (cont'd)

Interface	Signal Name	Byte Group	Pin Type
-	-	T1U_12	-
-	-	T1U_11	N
-	-	T1U_10	Р
if1	data_rxn[3]	T1U_9	N
if1	data_rxp[3]	T1U_8	Р
if1	data_rxn[2]	T1U_7	N
if1	data_rxp[2]	T1U_6	Р
if1	data_rxn[1]	T1L_5	N
if1	data_rxp[1]	T1L_4	Р
if1	data_rxn[0]	T1L_3	N
if1	data_rxp[0]	T1L_2	Р
if1	clk_rxn	T1L_1	N
if1	clk_rxp	T1L_0	Р
-	-	T0U_12	-
-	-	T0U_11	N
-	-	T0U_10	Р
if0	data_rxn[3]	T0U_9	N
if0	data_rxp[3]	T0U_8	Р
if0	data_rxn[2]	T0U_7	N
if0	data_rxp[2]	T0U_6	Р
if0	data_rxn[1]	T0L_5	N
if0	data_rxp[1]	T0L_4	Р
if0	data_rxn[0]	TOL_3	N
if0	data_rxp[0]	T0L_2	Р
if0	clk_rxn	T0L_1	N
if0	clk_rxp	TOL_0	Р

The following table shows an example of a eight 2-lane D-PHY interface that be implemented in a single HP IO bank.

Table 38: 8x2-lane D-PHY Interface

Interface	Signal Name	Byte Group	Pin Type
-	-	T3U_12	-
if7	data_rxn[1]	T3U_11	N
if7	data_rxp[1]	T3U_10	Р
if7	data_rxn[0]	T3U_9	N
if7	data_rxp[0]	T3U_8	Р
if7	clk_rxn	T3U_7	N



Table 38: 8x2-lane D-PHY Interface (cont'd)

Interface	Signal Name	Byte Group	Pin Type
if7	clk_rxp	T3U_6	Р
if6	data_rxn[1]	T3L_5	N
if6	data_rxp[1]	T3L_4	Р
if6	data_rxn[0]	T3L_3	N
if6	data_rxp[0]	T3L_2	Р
if6	clk_rxn	T3L_1	N
if6	clk_rxp	T3L_0	Р
-	-	T2U_12	-
if5	data_rxn[1]	T2U_11	N
if5	data_rxp[1]	T2U_10	Р
if5	data_rxn[0]	T2U_9	N
if5	data_rxp[0]	T2U_8	Р
if5	clk_rxn	T2U_7	N
if5	clk_rxp	T2U_6	Р
if4	data_rxn[1]	T2L_5	N
if4	data_rxp[1]	T2L_4	Р
if4	data_rxn[0]	T2L_3	N
if4	data_rxp[0]	T2L_2	Р
if4	clk_rxn	T2L_1	N
if4	clk_rxp	T2L_0	Р
-	-	T1U_12	-
if3	data_rxn[1]	T1U_11	N
if3	data_rxp[1]	T1U_10	Р
if3	data_rxn[0]	T1U_9	N
if3	data_rxp[0]	T1U_8	Р
if3	clk_rxn	T1U_7	N
if3	clk_rxp	T1U_6	Р
if2	data_rxn[1]	T1L_5	N
if2	data_rxp[1]	T1L_4	Р
if2	data_rxn[0]	T1L_3	N
if2	data_rxp[0]	T1L_2	Р
if2	clk_rxn	T1L_1	N
if2	clk_rxp	T1L_0	Р
-	-	T0U_12	-
if1	data_rxn[1]	T0U_11	N
if1	data_rxp[1]	T0U_10	Р
if1	data_rxn[0]	T0U_9	N



Table 38: 8x2-lane D-PHY Interface (cont'd)

Interface	Signal Name	Byte Group	Pin Type
if1	data_rxp[0]	TOU_8	Р
if1	clk_rxn	T0U_7	N
if1	clk_rxp	T0U_6	Р
if0	data_rxn[1]	T0L_5	N
if0	data_rxp[1]	T0L_4	Р
if0	data_rxn[0]	TOL_3	N
if0	data_rxp[0]	T0L_2	Р
if0	clk_rxn	TOL_1	N
if0	clk_rxp	TOL_0	Р

## **Strobe Propagation for D-PHY RX**

Device architecture within BITSLICE and BITSLICE\_CONTROL allows the user to propagate the Strobe between byte groups by using additional IO pin(s) internally. Additional pin usage for Strobe propagation depends on the RX clock lane IO (Strobe) selection along with RX data lane IO selection.

Note: Strobe propagation is not applicable if DBC pin is selected as RX clock lane IO.

The following table provides the scenarios for additional IO realization by HSSIO IP wizard for Strobe propagation. This pin(s) are generated with bg<>\_pin<>\_nc name. N pins are not shown in the following table for simplicity.

Table 39: Strobe Propagation for D-PHY RX Interface

Byte Group	T1L_0 as RX Clock Lane IO	T1U_6 as RX Clock Lane IO	T2L_0 as RX Clock Lane IO	T2U_6 as RX Clock Lane IO
T3U_10	Selecting this IO will force bg2_pin0_nc and bg3_pin0_nc use	Selecting this IO will force bg2_pin6_nc and bg3_pin6_nc use	Selecting this IO will force bg3_pin0_nc use	Selecting this IO will force bg3_pin6_nc use
T3U_8	Selecting this IO will force bg2_pin0_nc and bg3_pin0_nc use	Selecting this IO will force bg2_pin6_nc and bg3_pin6_nc use	Selecting this IO will force bg3_pin0_nc use	Selecting this IO will force bg3_pin6_nc use
T3U_6	Selecting this IO will force bg2_pin0_nc and bg3_pin0_nc use	bg3_pin6_nc will be inferred by using this IO	Selecting this IO will force bg3_pin0_nc use	bg3_pin6_nc will be inferred by using this IO
T3L_4	Selecting this IO will force bg2_pin0_nc and bg3_pin0_nc use	Selecting this IO will force bg2_pin6_nc and bg3_pin6_nc use	Selecting this IO will force bg3_pin0_nc use	Selecting this IO will force bg3_pin6_nc use
T3L_2	Selecting this IO will force bg2_pin0_nc and bg3_pin0_nc use	Selecting this IO will force bg2_pin6_nc and bg3_pin6_nc use	Selecting this IO will force bg3_pin0_nc use	Selecting this IO will force bg3_pin6_nc use



*Table 39:* **Strobe Propagation for D-PHY RX Interface** (cont'd)

Byte Group	T1L_0 as RX Clock Lane IO	T1U_6 as RX Clock Lane IO	T2L_0 as RX Clock Lane IO	T2U_6 as RX Clock Lane IO
T3L_0	bg3_pin0_nc will be inferred by using this IO	Selecting this IO will force bg2_pin6_nc and bg3_pin6_nc use	bg3_pin0_nc will be inferred by using this IO	Selecting this IO will force bg3_pin6_nc use
T2U_10	Selecting this IO will force bg2_pin0_nc use	Selecting this IO will force bg2_pin6_nc use	Same Byte Group	Same Byte Group
T2U_8	Selecting this IO will force bg2_pin0_nc use	Selecting this IO will force bg2_pin6_nc use	Same Byte Group	Same Byte Group
T2U_6	Selecting this IO will force bg2_pin0_nc use	bg2_pin6_nc will be inferred by using this IO	Same Byte Group	RX Clock Lane IO
T2L_4	Selecting this IO will force bg2_pin0_nc use	Selecting this IO will force bg2_pin6_nc use	Same Byte Group	Same Byte Group
T2L_2	Selecting this IO will force bg2_pin0_nc use	Selecting this IO will force bg2_pin6_nc use	Same Byte Group	Same Byte Group
T2L_0	bg2_pin0_nc will be inferred by using this IO	Selecting this IO will force bg2_pin6_nc use	RX Clock Lane IO	Same Byte Group
T1U_10	Same Byte Group	Same Byte Group	Selecting this IO will force bg1_pin0_nc use	Selecting this IO will force bg1_pin6_nc use
T1U_8	Same Byte Group	Same Byte Group	Selecting this IO will force bg1_pin0_nc use	Selecting this IO will force bg1_pin6_nc use
T1U_6	Same Byte Group	RX Clock Lane IO	Selecting this IO will force bg1_pin0_nc use	bg1_pin6_nc will be inferred by using this IO
T1L_4	Same Byte Group	Same Byte Group	Selecting this IO will force bg1_pin0_nc use	Selecting this IO will force bg1_pin6_nc use
T1L_2	Same Byte Group	Same Byte Group	Selecting this IO will force bg1_pin0_nc use	Selecting this IO will force bg1_pin6_nc use
T1L_0	RX Clock Lane IO	Same Byte Group	bg1_pin0_nc will be inferred by using this IO	Selecting this IO will force bg1_pin6_nc use
T0U_10	Selecting this IO will force bg0_pin0_nc use	Selecting this IO will force bg0_pin6_nc use	Selecting this IO will force bg0_pin0_nc and bg1_pin0_nc use	Selecting this IO will force bg0_pin6_nc and bg1_pin6_nc use
T0U_8	Selecting this IO will force bg0_pin0_nc use	Selecting this IO will force bg0_pin6_nc use	Selecting this IO will force bg0_pin0_nc and bg1_pin0_nc use	Selecting this IO will force bg0_pin6_nc and bg1_pin6_nc use
T0U_6	Selecting this IO will force bg0_pin0_nc use	bg0_pin6_nc will be inferred by using this IO	Selecting this IO will force bg0_pin0_nc and bg1_pin0_nc use	bg0_pin6_nc will be inferred by using this IO
T0L_4	Selecting this IO will force bg0_pin0_nc use	Selecting this IO will force bg0_pin6_nc use	Selecting this IO will force bg0_pin0_nc and bg1_pin0_nc use	Selecting this IO will force bg0_pin6_nc and bg1_pin6_nc use
TOL_2	Selecting this IO will force bg0_pin0_nc use	Selecting this IO will force bg0_pin6_nc use	Selecting this IO will force bg0_pin0_nc and bg1_pin0_nc use	Selecting this IO will force bg0_pin6_nc and bg1_pin6_nc use
TOL_0	bg0_pin0_nc will be inferred by using this IO	Selecting this IO will force bg0_pin6_nc use	bg0_pin0_nc will be inferred by using this IO	Selecting this IO will force bg0_pin6_nc and bg1_pin6_nc use



#### **D-PHY TX Pin Rules**

- Select the HP IO bank that has the VRP pin. DCI\_CASCADE is allowed from HP IO bank of the same IO column in case the VRP pin is grounded for the selected HP IO bank.
- Select the IO pins continuously without leaving any IO pairs in the middle of D-PHY interface.
- Since D-PHY IP is using IO in Native mode, left out IO cannot be used by any other design and it will be unusable.
- D-PHY with two different line rates can be implemented within IO bank and each D-PHY interface will use one PLL.
- All the lanes of a particular MIPI D-PHY instance need to be in the same HP IO bank, which the Pin Assignment Tab of XGUI automatically controls for UltraScale+.
- In a case of multiple MIPI D-PHY instances sharing clock resources, all such instances also need to be in the same HP IO bank.
- IO used for clock lane and data lane(s) can be swapped in any order for D-PHY TX IP.

## Pin Rules for 7 Series FPGAs

This section describes the pin rules for 7 series FPGAs:

- Non-continuous IO usage is allowed for D-PHY TX and RX interfaces but not recommended.
- Restrict the IO selection within the single IO bank.
- Select SRCC/MRCC pins for D-PHY RX clock lane.

# Additional Resources and Legal Notices

## **Finding Additional Documentation**

#### **Documentation Portal**

The AMD Adaptive Computing Documentation Portal is an online tool that provides robust search and navigation for documentation using your web browser. To access the Documentation Portal, go to <a href="https://docs.xilinx.com">https://docs.xilinx.com</a>.

#### **Documentation Navigator**

Documentation Navigator (DocNav) is an installed tool that provides access to AMD Adaptive Computing documents, videos, and support resources, which you can filter and search to find information. To open DocNav:

- From the AMD Vivado™ IDE, select Help → Documentation and Tutorials.
- On Windows, click the Start button and select Xilinx Design Tools → DocNav.
- At the Linux command prompt, enter docnav.

#### **Design Hubs**

AMD Design Hubs provide links to documentation organized by design tasks and other topics, which you can use to learn key concepts and address frequently asked questions. To access the Design Hubs:

- In DocNav, click the **Design Hubs View** tab.
- Go to the Design Hubs webpage.

Note: For more information on DocNav, see the Documentation Navigator webpage.



## **Support Resources**

For support resources such as Answers, Documentation, Downloads, and Forums, see Support.

### References

These documents provide supplemental material useful with this guide:

- 1. MIPI Alliance D-PHY Specifications
- 2. Advanced I/O Wizard LogiCORE IP Product Guide (PG320)
- 3. Vivado Design Suite: AXI Reference Guide (UG1037)
- 4. UltraScale Architecture SelectIO Resources User Guide (UG571)
- 5. Vivado Design Suite User Guide: Designing IP Subsystems using IP Integrator (UG994)
- 6. Vivado Design Suite User Guide: Designing with IP (UG896)
- 7. Vivado Design Suite User Guide: Getting Started (UG910)
- 8. Vivado Design Suite User Guide: Logic Simulation (UG900)
- 9. Vivado Design Suite User Guide: Programming and Debugging (UG908)
- 10. Vivado Design Suite User Guide: Implementation (UG904)
- 11. D-PHY Solutions (XAPP894)
- 12. UltraScale Architecture PCB Design User Guide (UG583)
- 13. Versal Adaptive SoC SelectIO Resources Architecture Manual (AM010)
- 14. Versal AI Core Series Data Sheet: DC and AC Switching Characteristics (DS957)
- 15. Zynq UltraScale+ MPSoC Data Sheet: DC and AC Switching Characteristics (DS925)
- 16. Kintex UltraScale+ FPGAs Data Sheet: DC and AC Switching Characteristics (DS922)
- 17. Virtex UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics (DS923)
- 18. Artix UltraScale+ FPGA Data Sheet: DC and AC Switching Characteristics (DS931)

# **Revision History**

The following table shows the revision history for this document.



Section	Revision Summary
0:	5/10/2023 Version 4.3
Core Configuration Tab	Clarified information on 'Guarantees the clock Rising Edge Alignment to first payload bit on serial lines.'
I/O Planning for Versal Devices	Updated IP Parameters.
Appendix C: Pin and Bank Rules	Added notes for clarification.
0	4/20/2022 Version 4.3
MIPI D-PHY RX (Slave) Core Architecture	Update the images in the section.
Ultra-Low Power State	Update this section in Protocol Description.
Core Configuration Tab	Added the Table 33: MIPI D-PHY Performance Zynq UltraScale+ MPSoC table in the section.
0	6/30/2021 Version 4.3
I/O Planning for Versal Devices	Updated image.
Features	Updated the section.
1:	2/11/2020 Version 4.3
General Updates	Added information regarding D-PHY support of Versal ACAP.
0	9/07/2020 Version 4.2
Appendix C: Pin and Bank Rules	Hot fix to reinstate section.
0	7/16/2020 Version 4.2
Core Configuration Tab	Added details of new/updated parameters.
Clocking	Added clarifications about MMCM and line rate.
PPI Signals	Added new signals.
Clocking and Reset Signals	Added new signals.
10	0/30/2019 Version 4.2
General Updates	For 7 series fixed mode IDELAY control ready has been incorporated for core operation.
General Updates	Added Versal support.
0	7/02/2019 Version 4.1
General Updates	Added 2.5 Gb/s support to the subsystem.
1:	2/10/2018 Version 4.1
General Updates	• Extended the RX lane configuration from 4 to 8 lanes.
	• Extended the RX register space from 4 to 8 lanes.
	• Figure in Pin Assignment Tab section has been updated.
	• Figure in D-PHY RX Pin Rules section has been updated.
0-	4/04/2018 Version 4.1
General Updates	Added Spartan 7 series support
	Added C_IDLY_GROUP_NAME parameter details
	Figures in Design Flow Steps chapter have been updated
	Added a figure in D-PHY RX Pin Rules section
	Added new IDELAY_TAP_VALUE register details     Undeted Dip and Paper Pulse in Appendix C.
_	Updated Pin and Bank Rules in Appendix C  Old 1997 Various 4.9
	0/04/2017 Version 4.0
Minor Updates	Minor Updates



Section	Revision Summary
04/05/2017	Version 3.1
General Updates	Updated system_rst_in port details
	Updated 7 series calibration ports
	Removed calibration register (CAL_REG)
	Added new HS_SETTLE register details
	Added a new D-PHY RX IP clocking diagram for AMD Zynq™ AMD UltraScale+™ due to constant clkoutphy and MMCM removal
	Added Appendix C: Pin and Bank Rules
10/05/2016	Version 3.0
General Updates	Added 7 series support
	Updated Figure 3-12 waveform
	Added Active Lane Support in Chapter 4
04/06/2016	Version 2.0
General Updates	Updated D-PHY RX latency numbers
	Added PKT_CNT field and updated HS_TIMEOUT/ ESC_TIMEOUT registers
	Added Shared Logic feature
	Updated I/O planning feature
	Updated Clocking section
	Added recommended reset sequence for D-PHY in a system
	Updated the rxvalidhs signal behavior in Example 6 of High-Speed Receive
	Added Hardware Validation in Appendix
11/18/2015	Version 1.0
Initial Xilinx release	NA

# Please Read: Important Legal Notices

The information presented in this document is for informational purposes only and may contain technical inaccuracies, omissions, and typographical errors. The information contained herein is subject to change and may be rendered inaccurate for many reasons, including but not limited to product and roadmap changes, component and motherboard version changes, new model and/or product releases, product differences between differing manufacturers, software changes, BIOS flashes, firmware upgrades, or the like. Any computer system has risks of security vulnerabilities that cannot be completely prevented or mitigated. AMD assumes no obligation to update or otherwise correct or revise this information. However, AMD reserves the right to revise this information and to make changes from time to time to the content hereof without obligation of AMD to notify any person of such revisions or changes. THIS INFORMATION IS PROVIDED "AS IS." AMD MAKES NO REPRESENTATIONS OR WARRANTIES WITH RESPECT TO THE CONTENTS HEREOF AND ASSUMES NO RESPONSIBILITY FOR ANY INACCURACIES,



ERRORS, OR OMISSIONS THAT MAY APPEAR IN THIS INFORMATION. AMD SPECIFICALLY DISCLAIMS ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, OR FITNESS FOR ANY PARTICULAR PURPOSE. IN NO EVENT WILL AMD BE LIABLE TO ANY PERSON FOR ANY RELIANCE, DIRECT, INDIRECT, SPECIAL, OR OTHER CONSEQUENTIAL DAMAGES ARISING FROM THE USE OF ANY INFORMATION CONTAINED HEREIN, EVEN IF AMD IS EXPRESSLY ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

#### **AUTOMOTIVE APPLICATIONS DISCLAIMER**

AUTOMOTIVE PRODUCTS (IDENTIFIED AS "XA" IN THE PART NUMBER) ARE NOT WARRANTED FOR USE IN THE DEPLOYMENT OF AIRBAGS OR FOR USE IN APPLICATIONS THAT AFFECT CONTROL OF A VEHICLE ("SAFETY APPLICATION") UNLESS THERE IS A SAFETY CONCEPT OR REDUNDANCY FEATURE CONSISTENT WITH THE ISO 26262 AUTOMOTIVE SAFETY STANDARD ("SAFETY DESIGN"). CUSTOMER SHALL, PRIOR TO USING OR DISTRIBUTING ANY SYSTEMS THAT INCORPORATE PRODUCTS, THOROUGHLY TEST SUCH SYSTEMS FOR SAFETY PURPOSES. USE OF PRODUCTS IN A SAFETY APPLICATION WITHOUT A SAFETY DESIGN IS FULLY AT THE RISK OF CUSTOMER, SUBJECT ONLY TO APPLICABLE LAWS AND REGULATIONS GOVERNING LIMITATIONS ON PRODUCT LIABILITY.

#### Copyright

© Copyright 2015-2023 Advanced Micro Devices, Inc. AMD, the AMD Arrow logo, Artix, Kintex, Versal, Vivado, Virtex, Zynq, and combinations thereof are trademarks of Advanced Micro Devices, Inc. Other product names used in this publication are for identification purposes only and may be trademarks of their respective companies.