



Function Block:




Version	Changes
V1.0	Initial Release


Board Function	Page
Title Page	1
RF Match, Antenna & Power	2
SoC GPIOs Connection	3
DAC & ADC	4


 SILICON LABS		Schematic Title	
		EFR32BG22 CGM Board	
Designed: Jun Fan		Page Title	
Approved: Cheng Yuan		Title Page	
Size A3	BOIM Doc No:	Document number	Revision
		BRD	A00
Design Created Date:		Sheet Created Date	Sheet Modified Date
			1 of 4

Antenna & Radio Interface




Power & Decoupling




 SILICON LABS		Schematic Title	
		EFR32BG22 CGM Board	
Designed: Jun Fan		Page Title	
Size A3		RF Match, Antenna & Power	
BOM Doc No:		Document number	Revision
Design Created Date:		BRD	A00
		Sheet Created Date	Sheet Modified Date
		2	4

EFR32 I/O Port Pins




Debug Connector




Reset Button & Wakeup Button




LED




		Schematic Title	
		EFR32BG22 CGM Board	
Designed: Jun Fan		Page Title	
Approved: Cheng Yuan		SoC GPIOs Connection	
Size: A3	BCM Doc No:	Document number	Revision
		BRD	A00
Design Created Date:		Sheet Created Date	Sheet Modified Date
			3 of 4

ADC




DAC Source




Test Points



Divided Power Domains



		Schematic Title	
		EFR32BG22 CGM Board	
Designed: Jun Fan		Page Title	
Approved: Cheng Yuan		DAC & ADC	
Size A3	BCM Doc No:	Document number	Revision
		BRD	A00
Design Created Date:		Sheet Created Date	Sheet Modified Date
			Sheet 4 of 4