Hardware Implementation of Mix Column Step in AES

Pratap Kumar Dakua

Department of ECE Engineering

CUTM, Paralakhemundi Campus, Odisha, India Manoranjan Pradhan

Department of ETC Engineering

VSS University of Technology, Odisha, India

Subba Rao Polamuri

Department of ECE Engineering

CUTM, Paralakhemundi Campus, Odisha, India

ABSTRACT

This document gives the hardware implementation of Mix Column step in AES encryption process. The AES encryption process consists of several transformation steps such as byte substitution, shift rows, mix column and addition of round key operation step. There are two aspects to perform mix column step in AES is presented. The total operation is coded with VERILOG, synthesized and simulated using Xilinx ISE 10.1.

Keywords

AES; VLSI; Data Security; Cryptography.

1. INTRODUCTION

To make a data in hidden form, it is necessary to change the data from its original form. Cryptography is the art of representation of data from its original form to another form which is not readable. For this purpose several algorithms are used in cryptography. AES is a cryptographic algorithm used to protect electronic data. AES is a symmetric block cipher which is capable of using cryptographic keys of 128, 192 and 256 bits to encrypt data block of 128 bits [1-2]. In Symmetric key cryptography a shared key used for both encryption and decryption process. The AES encryption process of AES-128 bit consists of 10 rounds. Each round performs different operation such as shift rows, byte substitution, mix column step and addition of round key operations. The details of mix column step are presented in next section.

2. MIXCOLUMN OPERATION

For mix column operation each column is mixed independent of the other. It needs matrix multiplication. The output of this step is matrix multiplication of the old values and a constant matrix. There are two aspects of this step. first explains which parts of the state are multiplied against which parts of the matrix. The second explains how this multiplication is implemented in Galois Field [3].

2.1 MATRIX MULTIPLICATION

The multiplication is performed one column at a time (i.e. on 4 bytes at a time). Each value in the column is multiplied against every value of the matrix (i.e. 16 total multiplications are performed). The results of these multiplications are XORed together to produce only 4 resulting bytes for the next step. That means, we together have 4 bytes input, 16 multiplications, 12 XORs and 4 bytes output. The multiplication is performed one matrix row at a time against each value of a state column. For example, consider the matrix as shown in Fig. 1.

Fig.1 Matrix Multiplication

And the state as:

Fig.2 The State

And the 16 Byte state arrays are:

Fig.3. 16-Byte state array

Therefore the total expression can be found as:

$$\begin{bmatrix} 11 & FB & B9 & CF \\ ED & FE & F7 & AD \\ 7C & 97 & 89 & BC \\ A4 & BE & CD & A0 \end{bmatrix} \times \begin{bmatrix} BE & 96 & A1 & 35 \\ 53 & 5C & E4 & D8 \\ DD & 7C & 84 & 8B \\ B4 & A7 & F2 & 17 \end{bmatrix}$$

The first result byte i.e. B1 is calculated by multiplying four values of the first row of the matrix. The result of each multiplication is then XORed to produce one byte. For this, the following calculation is used:

B1= (11 * BE) XOR (FB * 53) XOR (B9 * DD) XOR (CF * B4)

Next, the second result byte is calculated by multiplying the same four values of the state column against four values of the second row of the matrix. The result of each multiplication is then XORed to produce one byte.

B2= (ED * BE) XOR (FE * 53) XOR (F7 * DD) XOR (AD * B4)

This procedure is repeated again with the next column of the state, until there are no more state columns.

To summarize:

The first column will include state bytes 1-4 and will be multiplied against the matrix in the following manner:

B1= (11 * BE) XOR (FB * 53) XOR (B9 * DD) XOR (CF * B4)

B2= (ED * BE) XOR (FE * 53) XOR (F7 * DD) XOR (AD * B4)

B3= (7C * BE) XOR (97 * 53) XOR (89 * DD) XOR (BC * B4)

B4= (A4 * BE) XOR (BE * 53) XOR (CD * DD) XOR (A0 * B4)

(B1= specifies the first byte of the state)

The second column will be multiplied against the second row of the matrix in the following manner.

B5= (11 * 96) XOR (FB * 5C) XOR (B9 * 7C) XOR (CF * A7)

B6= (ED * 96) XOR (FE * 5C) XOR (F7 * 7C) XOR (AD * A7)

B7= (7C * 96) XOR (97 * 5C) XOR (89 * 7C) XOR (BC * A7)

B8= (A4 * 96) XOR (BE * 5C) XOR (CD * 7C) XOR (A0 * A7)

And so on until all columns of the state are exhausted.

2.2 GALOIS FIELD MULTIPLICATION

The multiplication mentioned above is performed over a Galois field. The implementation of this multiplication can be done quite easily with the use of the following two tables, shown in hexadecimal formats. look up of the L table, followed by the addition of the results, followed by a look up of the E table.

All numbers being multiplied using the Mix Column function converted to Hex will form a maximum of 2 digit Hex number. Here in the table we use the first digit on the vertical index and the second number on the horizontal index. If the value being multiplied is composed of only one digit we use 0 on the vertical index The above example the two Hex values being multiplied 11 * BE, we first lookup L (11) index which returns 04 and then lookup L (BE) which returns 29. Once the L table lookup is complete we can then simply add the

numbers together. The trick is that if the addition result is greater than FF, we subtract FF from the addition result.

	0	1	2	3	4	5	6	7	8	9	Α	В	С	D	Е	F
0	0	3	5	0 F	1	3	5	F	1 A	2 E	7	9	A 1	F 8	3	5
1	5 F	E 1	3 8	4 8	D 8	7	9	A 4	F 7	0 2	0 6	0 A	1 E	2	6 6	A A
2	E 5	3	5 C	E 4	3	5 9	E B	2	6 A	B E	D 9	7	9	A B	E 6	3
3	5	F 5	0	0 C	1 4	3 C	4	С	4 F	D 1	6	B 8	D 3	6 E	B 2	C D
4	4 C	D 4	6 7	A 9	E 0	3 B	4 D	D 7	6	A 6	F 1	0	1	2	7	8
5	8	9 E	B 9	D 0	6 B	B D	D C	7 F	8	9	B 3	C E	4 9	D B	7 6	9 A
6	B 5	C 4	5 7	F 9	1	3	5	F 0	0 B	1 D	2 7	6 9	ВВ	D 6	6	A 3
7	F	1 9	2 B	7 D	8	9	A D	E C	2 F	7	9	A E	E 9	2	6	A 0
8	F B	1	3 A	4 E	D 2	6 D	B 7	C 2	5 D	E 7	3	5 6	F A	1 5	3 F	4
9	C 3	5 E	E 2	3 D	4 7	C 9	4	C 0	5 B	E D	2 C	7	9 C	B F	D A	7 5
Α	9 F	B A	D 5	6	A C	E F	2 A	7 E	8	9 D	ВС	D F	7 A	8 E	8	8
В	9 B	B 6	C 1	5 8	E 8	2	6 5	A F	E A	2 5	6 F	B 1	C 8	4	C 5	5
С	F C	1 F	2	6	A 5	F 4	0 7	0	1 B	2 D	7	9	B 0	C B	4 6	C A
D	4 5	C F	4 A	D E	7 9	8 B	8	9	A 8	E 3	3 E	4	C 6	5	F 3	0 E
E	1 2	3 6	5 A	E E	2 9	7 B	8 D	8 C	8 F	8 A	8	9	A 7	F 2	0 D	1 7
F	3 9	4 B	D D	7 C	8	9	A 2	F D	1 C	2	6 C	B 4	C 7	5 2	F 6	0

Fig. 4 E Table

The result of the multiplication is actually the output of a

	0	1	2	3	4	5	6	7	8	9	Α	В	С	D	E	F
0		0	1	0	3	0	1	С	4	С	1	6	3	Ε	D	0
		0	9	1	2	2	Α	6	В	7	В	8	3	Ε	F	3
1	6	0	Е	0	3	8	8	Ε	4	7	0	С	F	6	1	С
	4	4	0	Ε	4	D	1	F	С	1	8	8	8	9	С	1
2	7	С	1	В	F	В	2	6	4	Е	Α	7	9	С	0	7
	D	2	D	5	9	9	7	Α	D	4	6	2	Α	9	9	8
3	6	2	8	0	2	0	E	2	1	F	8	4	3	9	D	8
	5	F	Α	5	1	F	1	4	2	0	2	5	5	3	Α	Ε
4	9	8	D	В	3	D	С	9	1	5	D	F	4	4	8	3
	6	F	8	D	6	0	E	4	3	С	2	1	0	6	3	8
5	6	D	F	3	В	0	8	6	В	2	Ε	9	2	8	9	1
	6	D	D	0	F	6	В	2	3	5	2	8	2	8	1	0
6	7	6	4	С	Α	В	1	4	3	6	2	5	F	8	3	В
	Е	Е	8	3	3	6	E	2	Α	В	8	4	Α	5	D	Α
7	2	7	0	1	9	9	5	С	4	D	Α	Ε	F	7	Α	5
	В	9	Α	5	В	F	E	Α	E	4	С	5	3	3	7	7
8	Α	5	Α	5	F	Ε	D	7	4	Α	Ε	D	Ε	Ε	Α	Ε
	F	8	8	0	4	Α	6	4	F	Ε	9	5	7	6	D	8
9	2	D	7	7	Ε	1	0	F	5	С	5	В	9	Α	5	Α
	С	7	5	Α	В	6	В	5	9	В	F	0	С	9	1	0
Α	7	0	F	6	1	С	4	Ε	D	4	1	2	Α	7	7	В
	F	С	6	F	7	4	9	С	8	3	F	D	4	6	В	7
В	С	В	3	5	F	6	В	8	3	5	Α	6	Α	5	2	9
	С	В	E	Α	В	0	1	6	В	2	1	С	Α	5	9	D
С	9	В	8	9	6	В	D	F	В	9	С	С	3	3	5	D
	7	2	7	0	1	Ε	С	С	С	5	F	D	7	F	В	1
D	5	3	8	3	4	Α	6	4	1	2	9	5	5	F	D	Α
	3	9	4	С	1	2	D	7	4	Α	E	D	6	2	3	В
E	4	1	9	D	2	2	2	8	В	7	В	2	7	9	Ε	Α
	4	1	2	9	3	0	E	9	4	С	8	6	7	9	3	5
F	6	4	Ε	D	C	3	F	1	0	6	8	8	O	F	7	0
	7	Α	D	Ε	5	1	Ε	8	D	3	С	0	0	7	0	7

Fig. 5 L Table

For example B7+4B= 102. Because 102>FF, we perform: 102-FF which gives us 03. The last step is to lookup the addition result on the E table. Again we take the first digit to lookup the vertical index and the second digit to lookup the horizontal index. For example E (A4) = AC. Therefore, the result of multiplying 11 * BE over a Galois Field is AC.

3. EXPERIMENTAL RESULT

The Verilog code of Mix Column operation of AES process is synthesized and simulated using Xilinx ISE 10.1.

Table 1. Table for Logic Utilization

Logic Utilization	Used	Available	Utilization
Number of 4 input LUTs	216	4,704	4%
Number of occupied Slices	115	2,352	4%
Number of Slices containing only related logic	115	115	100%
Number of Slices containing only unrelated logic	0	115	0%

It is implemented on xc2s200-6pq208. The data input to mix column block is 6353e08c0960e104cd70b751bacad0e7, (as provided by FIPS of NIST) which gives 32-bit output as 5f72641557f5bc92f7be3b291db9f91a. [4] The output value is correct as provided by FIPS (Federal information processing standard). Figure 6 Shows the RTL schematic of Mix Column Operation. It has two input ports and one output port.




Fig. 6 RTL view of Mix Column operation

Figure 7 displays the simulation waveform of Mix Column operation.

Current Simulation Time: 3000 ns		 1000 ns 1200 ns 1400 ns 1600 ns 1800 ns 2000 ns 2200 ns 2400 ns 2600 ns								
□ ਨੂ ∮ data_out	1	128 h5F72641557F5BC92F7BE3B291DB9F91A								
■ 5 PERIOD[31:0]	3	32h00000C8								
DUTY_CYCLE أو	0.5	0.5								
OFFSET[31:0]	3	32h0000064								
□ 5 /j data_in[127:0]	1	128'h6353E08C0960E104CD70B751BACAD0E7								
i j [] clk	1									

Fig. 7 Simulation waveform of Mix Column Step

4. CONCLUSION

The mix column step of AES process is coded with Verilog and synthesized using Xilinx ISE 10.1. The mix column process is implemented using xc2s200-6pq208 FPGA Xilinx device. Each step of mix column operation is tested with some of the sample vectors provided by NIST and the output results are correct.

5. REFERENCES

- [1] J.Daemen and V.Rijmen, "AES Proposal:Rijndael," AES Algorithm Submission, September 3, 1999.
- [2] FIPS 197, "Advanced Encryption Standard (AES) ", November 26, 2001.
- [3] A. Kahate, Cryptography and Network Security, 2nd Edition, Tata Mc Graw Hill, 2008.
- [4] NIST: Specification for the Advanced Encryption Standard (AES). Technical Report FIPS PUB 197, National Institute of Standards and Technology (NIST) (2001).
- [5] B. Schneier, Applied Cryptography Second Edition, John Wiley & Sons, 1996
- [6] W. Stallings, Cryptogrphy and Network Security: Principles and Practices, 3rd edition, 2003
- [7] Tilborg, Henk C.A.van., Fundamentals of Cryptography: A Professional Reference and Interactive Tutorial, New York. Kluwer Academic publishers, 2002.