### **EC-273**

# Digital Circuit And Systems Lab Experiment 3-4

Pranav Mittal(19095076) Guguloth Yakesh(19095038) Rahul Ponnala(19095073)

### **Experiment 3**

AIM ?

To Verify the touth table of half subtracted by using the less of XOR. NOT and AND gets and of full subtracted by using the Ies of XOR, AND NOT and OR gets sespectively and analyses the Not and OR gets sespectively and analyses the Working of half subtracted and full subtracted circuit with the help of Leti's in Simulated 2 and verify the truth table only of half subtracted and full subtracted in Simulated 2.

Theory :


Introduction 5

Subtractor dispersion fale two benary numbers as input and Subtract one binary number input. Similar to adders. it gives out two outputs. difference and borrow (correspond to the Case of Adder). There are two types of Subbactor.

If that Subtractor.

J full Subtractor.

2) Hay Subtractor: The half subtracted is a Combinational Circuit which is used to perform subtraction of the bith if has two inputs. A [Minuend) and bith if has two outputs difference and [Sub trakend] and two outputs difference and Borrow. the logic symbol and truth table are shown below. -Difference Half subtracto) Borrow B figure:1: logie symbol of Half subtractor. output Inputs Borrow Difference Sig 2: Truth table of Half Subtractor.






Fig-3:- Lircuit diagram of Half Subtracted.

From the above truth lable we can find the boolean Expression

Difference - APB

Bonow - AB.

From the equation we can skaw the half
Subtractor circuit as show in the figure 3.

Full Subtractor is a Combinational circuit

A full subtractor is a Combinational circuit

that pertoons subtraction involving thru bits:

namely A [minuend] B [subtrahend], and Bin[horrownamely A [minuend] B [subtrahend]

in] it-accepts three inputs A [minuend], B [subtrahend]

and Bin [horrow bit] and it produces two output D (difference) and but Bout [horrow But]. The logic symbol and truth table are Nown Bela




Fig 4: Logic Symbol of full subtractor.

A	B	Bin	D	Bout
0	0	0	0	0
0	0	1	1	- I
0	1	0	3300 -	No forest
0	1	1	0	- Kanasa
1	10	0	183	0
		The same	D	0
4	0		0	0
1	1	0		
-	7			A boat All

Fig 5: Truth table of full subtractor
from the above buth table we can find the book
Expression

D-ABBBin

Bout - A'Bin + AB + BBin.

from the equation we can draw the full - Subtractor

circuit as shown in the fig 6






Fig 6: Circuit diagram of full substracts.

### HALF SUBTRACTOR


Input: A0 B0 Output:B0 D0




Input: A0 B1 Output:B1 D1



Input: A1 B0 Output: B0 D1




Input: A1 B1 Output: B0 D0




### **FULL SUBTRACTOR**


Input: A1 B1 Bin1 Output:Bout1 D1




Input: A1 B0 Bin1 Output:Bout0 D0




Input: A1 B0 Bin0 Output:Bout0 D1



Input: A0 B1 Bin1 Output:Bout1 D0



Input: A0 B1 Bin0 Output:Bout1 D1



Aim: at marine and and

NOT, EX-OR , EX-NOR and a logical expression with the help of NAND and NOR Universal gates respectively

Theorey:

Logic gates are electronic circuits which

perform logical functions on one or more inputs

to produce one output. There are seven

logic gates. When all the input combinations

of a logic gate are written in a series

and their corresponding outputs written

along them then this input loutput combination

is called Truthtable.

1.) Nand gate as Universal gate

NAND gate is actually a combination of two logic gates i.e. AND gate.

followed by NOT gate so its output is complement of the output of an AND gate. This gate can have minimum two inputs By using only NAND gates, we can realize all logic functions AND, or, NOT, Ex-OR, Ex-NOR, NOR So this gate is also called as universal gate.


a) NAND gates as OR gate

From DeMorgans theorems

(AB)'= A'+B'

(A'B')' = A"+B" = A+B

so give the inverted inputs to a NAND gate, obtain or operation at out put.



NAND gates as OR gata

A	B	Y	1
0	0	6	
0	91	1	
1	0	1	
1	1	1	

Truth table of or


# b.) NAND gates as AND gate

A NAND produces complement of AND gate.

So, if the owntput of a NAND gate is inverted, overall output will be that of an AND gate.

Y - (A.B)')'

Y = (A.B)



DEED AND THE PLANE STATE

MAND gates as AND gate.


Input		output
A 0	В	Y=A-B
0	0	0
0	11	0
1	0	6
	11	

Truth table of AND.


() NAND gates as Ex-OR gate.

7709 and 20 12100 and 10

The output of a two input Ex-OR gate is shown by Y= A'B+AB'. This can be achieved with the logic diagram shown in the left side.



NAND gate as Ex-OR gate.



Truth table of Ex-OR

## d.) NAND gates as Ex-MOR gate


Exernor gate is actually Ex-or gate

followed by NOT gate. So give the

output of Ex-or gate to a NOT gate,

output of Ex-or gate to a NOT gate,

overall input is that of an Ex-Nor gate.



NAND gates as Ex-NOR gate.

A	6	4	
0	. 0	1	-
0	1	0	
1	0	0	1
1	1	31	1

Truth table of Ex-MOR

e) Implementing the simplified function with NAND gates only

We can now start constructing the circuit First note that the entire expression is inverted and we have three terms ANDED. This means that we must

STE HOLD IN TO LINES CHAIN

NOR gate is actually a combination of two NOT gate. So logic gates, OR gate followed by NOT gate. So logic gates, OR gate followed by NOT gate. So lits output of an OR gate. This gate can have minimum two inputs, outputis always one. By using only NOR gates, we can realize all logic functions. AND, OR, NO EX-OR, EX-NOR, NAND. So this gate is also called with universal gate.


a) NOR gates as OR gate

A NOR produces complement of or gate,

So if the output of a Nor gate is

inverted joverall output will be that

of an or gate.



A	В	4
0	0	0
0	17	1919
+ 1	10	1
+,	11	1

200)


NOR gates as AND gate

From De Mogan's theorems

(A+B)' - A'E'

(A'+B')' = A'B' + AB

so, give the inverted outputs to a NOR gate, obtain AND operation at output



Not, gates as AND gate.

1 A	B	AYORE
0	0	0
0	1	
	0	1 6
		10 1

Truthtable of Ex-OR

## ( ) NOR gates as Ex-MOR gate


Ex-OR gate is actually Ex-Norgate

following by NoTgate. So give the output

of Ex-Nor gate to anot gate, overall

output is that of an Ex-Orgate.

toplas to authoropy = A'B +AB' I do stop



NOR gates as Ex-ORgate

		100000
A	B	A XOF B
0	0,	0
0	-0	1-0

Truth table of Ex-OR

The output of a two input Ex-MOR
gate is shown by Y=AB+A'B'. This
can be achieved with the logic
diagram shown in the left

Gate No. Inpute output

1 A.B (A+B)'
2 A (A+B)' (A+CA+B)')'
3 (A+B)''B (B+(A+B)')'
4 (A+(A+B)')', AB+A'B'
(B+(A+B)')'


Now the output from gate noy is overall input of the configuration


= (A+(A+B))".(B+(A+B)1)"

30 CONTAINE (BA

(A+(A+B)') (B+(A+B)')

= (A + A'B') (B + A'B')





NOR gates as Ex-NOR gate

-	-	12
A	3	Y
0	0	11
0	11 1111	0
1	9/	0

Thuth Table of Nor gate only.

19.1

100) of constructing a circuit with

Nor gates only

Designing a circuit with More gates
only uses the same basic techniques as
designing the a circuit with NAND


demorgan's theorem. The only difference between Mor date design and NAND gate design is the former must eliminate product terms and the laker must be eliminate sum terms.

F = ((((C.B'.A) + (D.C.A) + (C-B)A))


### USING NAND

AND

Input:10 Output:0




Input: 11 Output:1




#### **OR Gate**


Input:0 0 Output:0



Input:1 0 Output:1




Input:11 Output:1




**XNOR** 

Input:0 0 Output:1




Input:1 0 Output:0




XOR

Input:1 0 Output:1




Input:11 Output:0




### USING NOR GATE

AND

Input:1 0 Output:0




Input:1 1 Output:1




OR

Input:0 0 Output:0




Input:1 0 Output:1




#### **XNOR**

Input:1 0 Output:1




Input:1 1 Output:1



XOR

Input:10 Output:1



Input:1 1 Output:0

