EC-273 Digital Circuit And Systems Lab Experiment 1-2

Pranav Mittal(19095076)

Guguloth Yakesh(19095038)

Rahul Ponnala(19095073)

Experiment 1

Aim:-Verification and interpretation of truth table for AND, OR, NOT, NAND, NOR, Ex-OR, Ex-NOR gates. Using RTL (Resistor Transistor Logic), DTL (block Transistor Logic) and TTL (Transistor Transistor Logic) logics in simulators and verify the truth table for AND, OR, NOT, NAND, NOR, Ex-OR, Ex-NOR gates in simulator 2.

Theory :-

Logic gates are the basic building blocks of any digital system. Logic gates are electronic circuits having one or more than one input and only one output. The relationship between the input and the output is based on a certain logic. Based on this, logic gates are named as


- 1) AND gate
- 2) OR gate
- 3) NOT gate
- u) NAND gate
- 5) NOR gate
- 6) ex-or gate
- 7) Ex- NOR gate.

1) AND gate

The AND gate is an electronic circuit that gives a high output (1) only if all its inputs are high.


i.e.) A.B or can be written as AB

Y= A.B



inp	ut "	output
0	B	Y= A-B
0	0	0
0	1	0
1	0	0
1	1	1


Truth table.



AND Gate through RTL Logic


AND:

Input: 11, Ouptut:1




AND:

Input: 1 0,Output:0



The OR gate is an electronic circuit that gives a high output (1) if one or more of its inputs are high.

Y= A+B




	Imp	out	output
	A	В	Y= A+B
	0	0	0
	0	1	
	1	0	
1	1	1	1


- OR gate can be realized by DRL (Diode-Resistance Logic) or by TTL (Transistor Transistor Logic),

 Presently, we will use a diode at every input of the OR gate, the anode part is joined together and a resistor, connected with the cathode is grounde
- when both the imputs are at logic 0 or low state then the diodes D1 and D2 become reverse biased. Since the anade terminal of diode is at lower voltage level than the cathode terminal, so diode will act as open circuit so there is no voltage across resistor and hence output voltage is Same as ground, when either of the diodes is at logic 1 or high state then the diode corressponding to that input is forward bias


Input:10, Output:1



Input:0 0,Output:0



since this time anode is at high voltage than cathode, therefore current will flow through forward biased diode and this current then appears on resistor causing high voltage at output terminal also. Hence at output we get high or logic 1 or +5 V. So, if any or both inputs are high, the output will be high or "1"




OR Gate through DRL Logic

NOT gate :-

The NOT gate is an electronic circuit that produces on inverted version of the input at its output. If the input variable is a, the inverted output is known as not a. This is also shown as a' or a with a

bar over the top.




Input	C	oupu	t
A		Y	
0		1	
1	0	D	
Trutt	-tat	sie	

Not gote on he realised through transistar. The input is connected through resistor R2 to the transistor's box. When no voltage is present on the input, the transistor is off, when the transistor is off, no content flows through the conlector-emitter path.

Thus, cultern from the supply vortage (Nec) flows through resistor RI to the Output, In this way, the circuit's output is high when its input is low, when when its present at the input, the transistor turns on, allowing cultern to flow through the collector-emitter circuit directly to ground. This ground path creates a shortcut that bypasses the output, which causes the output to go low.


In this way, the output is high when the input is low and low when the input is high.




NOT Gate through Transistor.

NOT

Input: 1, Output: 0



Input: 0, Output: 1



NAND gate:

This is NOT-AND gate which is equal to an AND gate followed by a NOT gate. The outputs of all NAND gates are high if any of the inputs are low. The symbol is an AND the inputs are low the symbol is an AND gate with an small circle on the output The small circle on the inputs are inversion.

and we stop specially super degree stopping of

Y- AB

A- D-out


symbol of NAND Gate.

-	
Input	output
В	171
0	1
1	1 1
0	
1	101
	B 0 1


A Simple 2-input logic NAND gate can be constructed using RTL (Resistor-transistor-logic) switches connected as together las shopn below with the inputs connected directly below with the inputs connected directly bases Either transistor bases Either transistor for an output at a week to a lawy the party to stage and BAJOUT STORE OF THE MORE of small circle Parting stand Holas shorten at store sign TUO OF NOS THE Transistor & son onle switches to looming and state server will the property the transfer to the NAND gate through RTL Logic

NAND:

Input:00, Output:1




Input: 11, Output:0




5. NOR gate

This is NOT-OR gate which is equal to an OR gate followed by a NOT gate. The outputs of all NOR gates are low it any of the inputs are high. The symbol is an OR gate with an small circle on the out put. The small circle represents inversion. 179884 BY 40011. FIFTH





NOR

Input:1 1,Output:0



Input:00,Output:1






Ex- OR gate

6)

The 'Exclusive - OR' gate is a circuit which will give a high output if either but not both of its two outputs are high. An encircled plus sign (+) is used to show the Ex-OR operation.



STREET, SQUARE, SQUARE	Company of the last	LEFTENT
3	AYORB	1.360
0	0.	1
1	1	I
0	1	
1	0	
	0	0 0

Truth Table of Gr-OR gate

Et-OR gate is created from AND, NAND


and OR gates. The output is high

and OR gates. The output is high


only when both the inputs are different


XOR

Input:10 ,Output:1



Input:11,Output:0






7.) EL-NOR gate


The Exclusive-Norl gate circuit
does the opposite to the Ex-or gate
It will give 7/8 output if either, but

The symbol is an Ex-OR gate with a small circle represents inversion.

Y = AOB




XNOR Truth Table




EL-NOR gate is created from AND, NOT and OR gates. The output is high only when both the inputs are same


XNOR



Input:00, Output:1



Input:01, Output:0




Construction of nait | full adder using XOR and NAND gates and verification of its operation Experiment 2

Aim!
To verify the truth table of half adder by using XOR and NAND gates respectively and analyse the working of half adder and full adder circuit with the help of LEDS in stimulator I and verify the truthtable only of half at the adder and full adder rabbo lon to in simulator 2.

fort siThe over : proponiamos so si rebbo Holl

Adders are digital circuits that carry out addition of numbers. Adders are a key component of arithmetic logic unit Adders can be constructed for the most of the numerical representations like Binary Coded Decimal Excess-3, Gray code, Binary etc out of these binary addition is the mostly frequently performed task by most common adders. A part from addition, adders are also used



100000		-	
Truth 7	table		
put	out	put	
В	Sum	carry	10
0	0	0 7	13
1	1	100	
0	-	0	1
1		10	7
	put	B Sum	B Sum Carry O . O O

Block diagram and truthtable of half adder

The sum output of the binary addition carried out above is similar to that of Ex-OR operation while the carry output is similar to that of and AND the carry output is similar to that of and AND operation. The same can be verified with help of karnaugh Map.

of dealers to a self or expect sign

in certain applications like table index calculation, address decoding etc

Binary addition is similar to that of decimal addition, some basic binary additions are shown below

bas labas 10 10 particle and arghoras

actions a la 940 sattle to +1

alcomy 10

alcomy 10

Schematic representation of half adder

Half adder is a combinational circuit that
performs simple addition of two me binary numbers
If we assume A and B as the two bits
whose addition is to be performed the
block diagram and a truth table for half
adder with AB as inputs and Sum, Carry
as outputs can be tabulated as follows

- identificat process fall it willings fromthe

The post of the ser for the party of the first

Liver on a mathematical to the said

The truthtable and kmap simplification and for sum out put is shown below logic diagram TruthTable SUM 0 0 0 0 14 1070 100 Moon duck The power works to have broad a set 196 189 feet and a set 015 4 6 6 10 1A glast street boiling so

Truth Table, k Map simplification and Logic diagram for sum output of half adder

Sum = AB' + A'B

The truth table and k Map simplification and logic diagram for carry is shown below


orris

2412

38 37 37 31	113 59	mentiles in
	TruthTal	ole 1
A	B	Carry
0	110	0
0	0.1	0
T.	0	6
1	1	1

mipol only . whis

world madaz.



Carry Con Ag


Truth Table, k Map simplification & logic diagram for sum output of half adds

If A and B are binary outputs, to the half adder, then the logic function to calculate carry cis and logic function to calculate carry cis AND of A and B and by Combining these two, the logical circuit to implement the combinational circuit of half adder is shown below.



1956 Half Adder logic diagram.

As we know that NAND and Nor are called universal gates as any logic system can be implemented using these two, the half adder circuit can also be implemented using them. We know that a half




adder Circuit has one Ex-Orgate and

one A AND gate.

18 a) Half Adder, Using NAND gotes

MA TENED

Five Name gates are required in order to design a half adder. The circuit to realize half adder using NAND gates is shown below.



A -- D -- AB= C


Realization of half adder using MAND gates.

6) Half Adder Using NOR gates


Five NOR gates are required in order to design a half adder. The circuit to realize half adder using NOR gates is shown below.

Half Adder

Input:0 1, Output:Sum:1, Carry:0



Input:11, Output:Sum:0, Carry:1



2) fun Acker

Sum of three Binary bits full adders are complexed and difficult to imperment when corrupared to half adders. Two of the three bits are same as before which are A. The augend bit and B, the addered bit. The additional third bit is carry bit from the previous stage and is consect carry! — in generally represented by 8 CIN. It calculates the sum of three bits along with the carry. The output carry is called carry-out and is respresented by carry out.

FULL Adder Block Diagram and Truth Table:

A


FULL

B

Adder


Carry OUT

Input		C	output	
A	В	Cin	Sory	Carry
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	00	1	0	100
1	1 !	0	0	1




: Full Adder Logic Diagram

Bosed on the truth table, the Boolean function for Sum (s) and carry-out (cour) derived using K-Map



The K-Map simplified equation for sum is S = A'B'C in + A'BC in + ABC in




:- The K-Map simplified equation for cout is

COUT = AB+ ACIN+BCIN 101:

In order to implement a combinational circuit for full adder, it is clear from the equations derived above, that we need four 3-input AND gates and one 4-input OR gates for sury and three 2-input ANI gates and one 3-input or gate for carry-out.

the universal gates and can be used to implement any logic design. The circuit of full adder using only NAND gates is:



& Full Adder using NAND Gates


(2.2) full Adder using NOR gates

Has mentioned earlier, a NOR gate is one of the universal gates and can be used to implement any logic design.


The circuit of full adder using only NOR go is shown below, noun opte is one of of bost of non bon 29 top 10 Eraviru si 中国 BOF NOR gate full Adder Using

Full Adder


Input:1 1 1,Output:Sum:1,Carry:1



Input:110,Output:Sum:0,Carry:1



Input:100,Output:Sum:1,Carry:0



Input:0 0 0,Output:Sum:0,Carry:0

