
Design and verify the 4- Bit Synchronous/ Asynchronous Counter using JK flip flop


On every pos CLK edge, Output changes.


Asynchronous counter


RESET 1





0000










































1111



Synchronous

RESET1

