
Construction of nait | full adder using XOR and NAND gates and verification TOITELLITES of its operation Experiment 2

Aim!
To verify the truth table of half adder by using XOR and NAND gates respectively and analyse the working of half adder and full adder circuit with the help of LEDS in stimulator I and verify the truthtable only of half at the adder and full adder rabbo llon to in simulator 2.

fort ditheorey:

Adders are digital circuits that carry out addition of numbers. Adders are a key component of arithmetic logic unit Adders can be constructed for the most of the numerical representations like Binary Coded Decimal Excess-3, Gray code, Binary etc out of these binary addition is the mostly frequently performed task by most common adders. A part from addition, adders are also used



Truth Table								
1	Ir	put	Out	eput				
+	A	В	Sum	carry				
	0.	0	0	0 7				
	0	1	1	1000				
	1	0	+	10				
	111	1		11				

Block diagram and truthtable of half adder

The sum output of the binary addition carried out above is similar to that of Ez-OR operation while the carry output is similar to that of and AND the carry output is similar to that of and AND operation. The same can be verified with help of karnaugh Map.

deal room for more again

in certain applications like table index calculation, address decoding etc

Binary addition is similar to that of decimal addition, some basic binary additions are shown below

want to design of the order ond

standard and Organ bas (redelemine

Schematic representation of half adder

Half Adder :

Half adder is a combinational circuit that
performs simple addition of two me binary numbers


If we assume A and B as the two bits
whose addition is to be performed the
block diagram and a truth table for half
adder with AB as inputs and Sum, Carry
as outputs can be tabulated as follows

altragant process the in which promise

emilion commend down for place bone from

proved one make a restalling mile of the said

The truthtable and kmap simplification and logic diagram for sumout put is shown below



Truth Table, k Map simplification and Logic diagram for sum output of half adder

glast show the thinks as

Sum = AB' + A'B

The truth table and k Map simplification and logic diagram for carry is shown below


2113

2412

-	00/01	100 04					
	TruthTable						
PLS	A	B	(arry				
	0	15100	9				
	0	0,1	O				
		0	6				
	1	1					

mipol ody. car


world napaz



Carry Comment


Truth Table, k Map simplification & logic diagram for sum output of balk add

If A and B are binary outputs to the half adder, then the logic function to calculate carry cis and logic function to calculate carry cis and logic function to calculate carry cis and of A and B (Combining these two, the logical circuit to implement the combinational circuit of half adder is shown below



Half Adder logic diagram.

As we know that NAND and Nor are called universal gates as any logic system can be implemented using these two, the half adder circuit can also be implemented using them. We know that a half




adder Circuit has one Ex-Orgate and

one A AND gate.

18 a) Half Adder, Using NAND gates

MA TENO

Five Name gates are required in order to design a half adder. The circuit to realize half adder using NAND gates is shown below.



A -- DO-TD-AB= C


Realization of half adder using NAND gates.

6) Half Adder Using NOR gates


Five NOR gates are required in order to design a half adder. The circuit to realize half adder using NOR gates is shown below.

Half Adder

Input:0 1, Output:Sum:1, Carry:0



Input:11, Output:Sum:0, Carry:1



2) full Adder

Sum of three Binary bits full adders are complexed and difficult to impervent when corrupared to half adders. Two of the three bits are same as before which are A. The augend bit and B, the adderd bit. The additional third bit is carry bit from the previous stage and is consect (carry! - in generally represented by 8:CIN. It calculates the sum of three bits along with the carry. The output carry is called carry-out and is respresented by carry out.

FULL Adder Block Diagram and Truth Table:

A


FULL Adder Block Diagram and Truth Table:

B

Adder Sum's


Carry Out

Input			Output		
A	В	Cin	Som	Carry	
0	0	0	0	0	
0	0	1	1	0	
0	1	0	1	0	
0	10	0	0	1	
1	0	10	0	1	
1	1	1	1	1	




: Full Adder Logic Diagram

for Sum (s) and carry-out (cour) derived using K-Map



The K-Map simplified equation for sum is S = A'B'C in + A'BC in + ABC in




:- The K-Map simplified equation for cout is

COUT = AB+ ACIN+BCIN | 101 :

In order to implement a combinational circuit for full adder, it is clear from the equations derived above, that we need four 3-input AND gates and one 4-input OR gates for sury and three 2-input ANI gates and one 3-input or gate for carry-out.

the universal gates and can be used to implement any logic design. The circuit of full adder using only NAND gates is:



= Full Adder using NAND Gates


(2.2) Full Adder Using NOR gates

Has mentioned earlier, a NOR gate is one of the universal gates and can be used to implement any logic design.


The circuit of full adder using only NOR go is shown below, nonia appears one of in universal dates and an be used to 中国 BO full Adder Using NOR gate

Full Adder


Input:111,Output:Sum:1,Carry:1



Input:110,Output:Sum:0,Carry:1



Input:1 0 0,Output:Sum:1,Carry:0



Input:0 0 0,Output:Sum:0,Carry:0

