EC-273

Digital Circuit And Systems Lab Experiment 5–6

Pranav Mittal(19095076) Guguloth Yakesh(19095038) Rahul Ponnala(19095073)

Experiment 5

Airy:

To analyse the truthtable of u*2 decader/de-multiplexer using NOT (7404) and AND (7408) byic gate ICs and 2*41 encoder using OR (7403) logic gate IC and to understand the working of u*2 decader and 2*41 encoder circuit with the help of LEDs display.


Theory :-

Birrary code of N digits can be used to store 2N distinct elements of coded information. This is what encoders are decoders are used for Encoders convert 2N lines of input into a code of N bits and Decoders decode the N bits into 2N lines.

(1) 2xy becoder/be-multiplexer

The name "pecoder" means to translate or decode coded information from one format into another.

a decoder is a combinational circuit that converts binary information from n input lines to a maximum of M=2^n unique output lines.






figure 2. circuit Diagram of 2-to-4 Decader.

The 2-to-4 line birary decoder depicted above consists of an array of four AND gates. The 2 binary inputs labelled A and B are decoded into one of 4 outputs. (each output = a minterm).







figure 3: Logic Diagram and Truth table of 2-to-u Decoder

DECODER




Input A0 B1





Input A1 B1




- The binary inputs A and B determine which output line from Q_0 to Q_3 is "HIGH" at logic level "1" while the remaining outputs are held "LOW" at logic "0" so only one output can be active (HIGH) at any one time.
- -> some brany coders have an additional input pin labelled "ENABLE" that controls the outputs from the device. This extra input allows the decoders outputs to be turned "ON" or "OFF" as required.

Hence, If frable is 0, All AND gates are supplied with one of the inputs as 0 and hence no output is produced when frable is 1, the END gates get one of the inputs as 1.

-) output of the decoder is dependent on whether the Grable is high or law,

(2) Encoder:

An Accorder is a combinational circuit that performs the reverse operation of Decoder. It has maximum of 2^{r_1} input lines and in output lines. It will produce a binary code equivalent to the input, which is active high. Therefore, the encoder encodes 2^{r_1} input lines with 'n' bits



2.1) 4:2 Encoder:-

The 4-to 2 -Encoder consists of four inputs Y_3 , Y_2 , Y_1 & Y_2 and two outputs Y_3 , Y_2 , Y_3 and Y_4 one of these 4 inputs can be 1' in order to get the respective binary code at the output.




figure 5: Logic symbol and truth table of 4 to 2 encoder.

$$Q_{1} = \overline{D_{3}} D_{2} \overline{D_{1}} \overline{D_{0}} + D_{3} \overline{D_{2}} \overline{D_{1}} \overline{D_{0}}$$

$$Q_{0} = \overline{D_{3}} \overline{D_{2}} D_{1} \overline{D_{0}} + D_{3} \overline{D_{2}} \overline{D_{2}} \overline{D_{2}} \overline{D_{0}}$$

$$= \overline{D_{2}} \overline{D_{0}} \left[\overline{D_{3}} D_{1} + \overline{D_{3}} \overline{D_{1}} \right]$$






figure 6: circuit dragram for Encoder.


ENCODER



Input D3-0 D2-1 D1-0 D0-0 Output Q1-1 Q0-0



Input D3-0 D2-0 D1-1 D0-0 Output Q1-1 Q0-0 gar gar aga aga am am am am 4081




Experiment 6

A:m

To analyse the truth table and working of 1x4 De-multipleter by using 3-input NAND and 1-input NOT logic gate ICs and 4x1 Multiplexer by using 3-input ANI 3-input OR, and 1-input NOT logic gate ICs

Theorey. The function of a multipleter is to select the input of any 'n' input lines and feed that to one output line. The function of de-multipleter is to inverse the function of the multipleter and the shortcut forms of the multipleter The de-multipleters are mux and demuy. Some multipleters

perform both multiplezing and de-multiplezing operations



Black diagram of Multiplexer and De-multiplexer

Multiplexer: Multiplexer Is a device that has multiple inputs and a single line output.

The select lines determine which input is connected to the output, and also to increa the amount of data that can be sent over a network within Certain time. It is also called a data selector.

Multiplexers are b classified in a types


- a) 2-1 multiplexer (I select line)
- b) 4-1 multiplexer (2 select lines)
- c) 3-1 multiplerer (3 select lines)
- 2) 16-1 multiplear (uselect lines)

11.) 10 4x1 Multiplexet


Do, DI, DI & DI, two selection lines so & S, and one output y. The block diagram of uxi Multiplever is shown in the following ligure one of these 4 inputs will be connected to the output based on the combination of inputs present at these two selection lines. Truth table of 4x1 Multiplever's shown below


MULTIPLEXER


Input A0 B1 D0-0 D1-0 D2-0 D3-1



Input A1 B0 D0-0 D1-0 D2-1 D3-0 Output 1 4081







Multiplexer: Multiplexer Is a device that has multiple inputs and a single line output.

The select lines determine which input is connected to the output, and also to increa the amount of data that can be sent over a network within Certain time. It is also called a data selector.

Multiplexers are b classified in a types

- a) 2-1 multiplexer (I select line)
- b) 4-1 multiplexer (2 select lines)
- c) 3-1 multiplerer (3 select lines)
- 2) 16-1 multiplear (uselect lines)

11.) 10 4x1 Multiplexet

Do, DI, DI & DI, two selection lines so & S, and one output y. The block diagram of uxi Multiplever is shown in the following ligure one of these 4 inputs will be connected to the output based on the combination of inputs present at these two selection lines. Truth table of 4x1 Multiplever's shown below

- a) 1-2 demultiplexer (isclect line)
- b) 1-4 demultipleter (a select line)
- () 1-8 demikipleter (3 select lines)
- d) 1-16 demultiplerer (4 select lines)

2.2) 1x4 De-multipleter


1x4 Pe-multipleter has one input datace two selection lines. So & SI and four output yo, YI, Yz & Yz. The block diagram of ixy De-multipleter is shown in the following figure.

Block diagram of 1x4 Demultiple ter


se lection Inputs		out	outputs			
So	Si	73	y 2	Y,	Yo	
0	0	0	0	0	0	
0		0	0	0	0	
1	0	0	0	0	0	
-	1.	0	0	00)	

Truth Latte of My De-mulliplese

DE MULTIPLEXER



Input A0 B1 |1 Output O3-0 O2-0 O1-1 O0-0



Input A1 B0 |1 Output O3-0 O2-1 O1-0 O0-0

