Aim: or marin and a fine

NOT, EX-OR, EX-NOR and a logical expression with the help of NAND and NOR Universal gates respectively

Theorey:

Logic gates are electronic circuits which

perform logical functions on one or more inputs

to produce one output. There are seven

logic gates. When all the input combinations

of a logic gate are written in a series

and their corresponding outputs written

along them then this input loutput combination

is called Truthtable.

1.) Nand gate as Universal gate

NAND gate is actually a combination

of two logic gates i.e. AND gate.

followed by NOT gate so its output is

complement of the output of an AND gate.

This gate can have minimum two inputs by

using only NAND gates, we can realize all

logic functions AND, or, NOT, Ex-OR, Ex-Nor,

NOR So this gate is also called as

universal gate.


a.) NAND gates as OR gate

From DeMorgans theorems

(AB)'= A'+B'

(A'B')' = A"+B" = A+B

so give the inverted inputs to a NAND gate, obtain or operation at out put.



NAND gates as OR gate

A	B	14	1
0	0	0	
0	9	1	
1	0	1	
1		1	1

Truth table of or


b.) NAND gates as AND gate

A NAND produces complement of AND gate.

So, if the ourtput of a NAIND gate is inverted, overall output will be that of an AND gate.

Y - (A.B)1)

Y = (A-B)



DESCRIPTION OF THE STATE OF THE

NAND gates as AND gate.

Input		0	+	put	1
AA		B		Y=A.B	
0	0			0	l
0	1	1		6	-
1		0		0	
1	1	-		1	


Truth table of AMD.

(.) NAND gates as Ex-OR gate.


The output of a two input Ex-OR gate

PERSONA DE STOP GHILL GO

is shown by Y=A'B+AB'. This can be achieved with the logic diagram shown in the left side.




NAND gate as Ex-OR gate.



Truth table of Ex-OR

d.) NAND gates as Ex-MOR gate

Followed by NOT gate So give the output of Ex-OR gate to a NOT gate, output of Ex-OR gate to a NOT gate, overall input is that of an Ex-NoR gate.



NAND gates as Ex-NOR gate.

A	6	4	1
0	0	1	-
0	11	0	
1	0	0	T
1	1	21	1,

Truth table of Ex-MOR

e) Implementing the simplified function with NAND gates only

We can now start constructing the circuit First note that the entire expression is inverted and we have three terms ANDED. This means that we must


Jup soul is to estap outin

NOR gate is actually a combination of two NOT gate. So logic gates, OR gate followed by NOT gate. So logic gates, OR gate followed by NOT gate. So logic gates, This gate can have minimum two inputs, outputs always one. By using only NOR gates, we can realize all logic functions. AND, OR, NO EX-OR, EX-NOR, NAND. So this gate is also called win universal gate.

A NOR produces complement of or gate

So if the output of a NOR gate is inverted overall output will be that of an or gate.

$$Y = (A+B)'$$



NOR gates as or gate.

A	B	4
0	0	10
0	11	7 7 19
1	0	1
1	1	1

transferior 1230 burg 2019 A

tab)


NOR gates as AND gate

From De Mogan's theorems

(A+B) - A'E'

(A'+B') = A'B' + AB

so, give the inverted outputs to a NOR gate, obtain AND operation at output



NOR, gates as AND gate.

1 A	B	AYORE
0	0	0
0	1	11
	0	1
1	01100	10

Truthtable of Ex-OR

() NOR gates as Ex-MOR gate


Ex-or gate is actually Ex-Norgate

following by NoTgate. So give the output

of Ex-Nor gate to anot gate, overall

output is that of an Ex-orgate.

toplas to mitorgay = A'B+AB' do stop



NOR gates as Ex-ORgate

A	B	A XOF B
0	0,	0
0	-0	1-0

Truth table of Ex-OR

The output of a two input Ex-MOR
gate is shown by Y=AB+A'B'. This
can be achieved with the logic
diagram shown in the left

Grate No. Inputs output

1 A.B (A+B)'
2 A.(A+B)' (A+CA+B)')'
3 (A+B)''B (B+(A+B)')'
4 (A+(A+B)')', AB+A'B'
(B+(A+B)')'


Now the output from gate nous is overall input of the configuration

P = A 5(A+B)) 1


= (A+(A+B)')".(B+(A+B)')"

30 CONCARDO (BA

(A+(A+B)') (B+(A+B)') (A+A'B') (B+A'B') $= (A+A') \cdot (B+A') \cdot (B+B') \cdot (B+B') \cdot (B+B') \cdot (B+A') \cdot$



NOR gates as Ex-NOR gate



Thuth Table of Nor gate only.

Non gates only

Designing a circuit with More gates
only uses the same basic techniques as
designing the a circuit with NAND


demorgan's theorem. The only difference between Mor date design and NAND gate design is the former must eliminate product terms and the laker must be eliminate sum terms.

F = ((((C.B'.A) + (D.C'A) + (C-BIA))


USING NAND

AND

Input:10 Output:0




Input: 1 1 Output:1




OR Gate


Input:0 0 Output:0



Input:1 0 Output:1




Input:11 Output:1




XNOR

Input:0 0 Output:1




Input:10 Output:0




XOR

Input:1 0 Output:1




Input:11 Output:0




USING NOR GATE

AND

Input:1 0 Output:0




Input:1 1 Output:1




OR

Input:0 0 Output:0




Input:10 Output:1




XNOR

Input:10 Output:1




Input:11 Output:1



XOR

Input:10 Output:1



Input:1 1 Output:0

