

REAL-TIME DIGITAL SYSTEMS DESIGN AND VERIFICATION WITH FPGAS ECE 387 – LECTURE 7

PROF. DAVID ZARETSKY


DAVID.ZARETSKY@NORTHWESTERN.EDU

AGENDA

- Universal Verification Methodology (UVM)
- Grayscale UVM demo


UVM INTRODUCTION

- Universal Verification Methodology (UVM) is a standard that enables faster development and reuse of verification environments and IP.
- It is a set of class libraries defined using the syntax and semantics of SystemVerilog (IEEE 1800) and is now an IEEE standard.
- UVM is a framework of SystemVerilog classes from which fully functional testbenches can be built in a more structured approach.
- The main idea behind UVM is to help companies develop modular, reusable, and scalable testbench structures by providing an API framework that can be deployed across multiple projects.




TESTING MULTIPLE INTERFACES

- The UVM framework is designed to allow testing of multiple endpoints or interfaces through Agents
- A single Scoreboard is used to validate data and report on errors in the design.
- Agents send data to Scoreboard via Transaction Level
 Modeling (TLM) analysis port, and are validated independently.



UVM CLASS HIERARCHY

- UVM provides a set of base classes from which more complex classes can be built by inheritance.
- Two branches in the hierarchy:
 - Verification components underneath uvm_report_object.
 - Data objects consumed and operated on under uvm_transaction.



Class	Description
uvm_object	Define methods for common operations like copy, compare and print.
uvm_component	All testbench components like driver, monitor, scoreboards, etc
uvm_sequence_item	All sequence items that need to be sent to a driver to be driven onto the bus.

Component	Purpose
uvm_driver	Drive signals to DUT
uvm_monitor	Monitor signals at DUT output port
uvm_sequence	Create different test patterns
uvm_agent	The Sequencer, Driver and Monitor
uvm_env	All other verification components
uvm_scoreboard	Determines if test Passed/Failed
uvm_subscriber	Subscribes to activities of other components

NORTHWESTERN UNIVERSITY – ECE DEPARTMENT

UVM PHASES


- UVM testbench components are derived from uvm_component base class
 - Each component goes through a pre-defined set of phases
 - Each component cannot proceed to the next phase until all components finish their execution in the current phase.
- UVM phases act as a synchronizing mechanism in the life cycle of a simulation
 - Phases are defined as callbacks
 - classes derived from uvm_component can perform useful work in the callback phase method
- All phases can be grouped into 3 categories
 - Build time phases
 - Run time phases
 - Clean-Up phases

UVM PHASES

Build testbench components and extract and compute expected build extract create their instances data from scoreboard Actual simulation running in parallel to UVM run-time phases. Connect testbench components Perform scoreboard tasks that check connect run via TLM ports check for errors in data Display UVM topology and other Display result from checkers, end of elaboration reset configure → main shutdown report functions after connection or summary of test objectives Set initial run-time configuration 0 ns N ns Final operations before exiting start of simulation final or display topology the simulation, like closing files End of Start of Simulation Simulation

UVM RESOURCE DATABASE


- UVM has an internal database table in which we can store values under a given name and can be retrieved later by some other component.
- A resource is a parameterized container that holds any data.
- Used to configure components, supply data to sequences, or enable sharing of information across disparate parts of the testbench.
- You can put any data type into the resource database,
- Other components can retrieve resources at any point in simulation
- Scoping information can constrain visibility across the testbench.
- The global resource database has both a name table and a type table into which each resource is entered.
- The uvm_config_db class simplifies the basic interface for components



Name	The "name" by which this resource is stored in the database.
Value	The value that should be stored in the database for the given "name".
Scope	Regular expression that specifies the scope of visibility for components
Туре	The object data type contained in the resource. Includes: string, int, virtual interface, class object, or any valid SystemVerilog data-type.

UVM TESTBENCH

- All verification components, interfaces and DUT are instantiated in a top level module called testbench.
- It is a static container to hold everything required to be simulated and becomes the *root* node in the hierarchy.
- The testbench generally includes the following:
 - Clock process
 - Reset process
 - DUT instance
 - Interfaces
 - UVM test (invoked by run_test method)



UVM TESTBENCH EXAMPLE


```
import uvm pkg::*;
import my_uvm_package::*;
`include "my_uvm_if.sv"
`timescale 1 ns / 1 ns
module my_uvm_tb;
my_uvm_if vif();
                                         Interface
                                         instance
grayscale_top #(
   .WIDTH(IMG WIDTH),
   .HEIGHT(IMG_HEIGHT)
 grayscale_inst (
   .clock(vif.clock),
  .reset(vif.reset),
  .in_full(vif.in_full),
  .in_wr_en(vif.in_wr_en),
  .in_din(vif.in_din),
  .out_empty(vif.out_empty),
  .out_rd_en(vif.out_rd_en),
  .out_dout(vif.out_dout)
```

```
initial begin
  // store the virtual interface so it can be retrieved by the driver & monitor
  uvm resource db#(virtual my uvm if)::set(.scope("ifs"), .name("vif"), .val(vif));
  // run the test
  run test("my uvm test");
end
                                                       Run the
// reset
                                                   simulation test
initial begin
  vif.clock <= 1'b1;</pre>
  vif.reset <= 1'b0:</pre>
  @(posedge vif.clock);
  vif.reset <= 1'b1;</pre>
  @(posedge vif.clock);
  vif.reset <= 1'b0;</pre>
end
// 10ns clock
always
  #CLOCK PERIOD vif.clock = ~vif.clock;
endmodule
```

UVM TEST

- The UVM Test module is responsible for implementing the testcase patterns to check and verify specific features and functionalities of a design.
- The UVM Test module instantiates the environment and configures the system architecture.
- In the run_phase, the sequence is initiated to test the various features.
- A test is usually started within testbench by a task called run_test.

```
// This is a global task that gets the UVM root instance and starts the test
task run_test (string test_name="");
    uvm_root top;
    uvm_coreservice_t cs;
    cs = uvm_coreservice_t::get();
    top = cs.get_root();
    top.run_test(test_name);
endtask
```




UVM TEST EXAMPLE

```
import uvm_pkg::*;
                                               Run_phase creates a
                                              sequence to write data
class my_uvm_test extends uvm_test;
                                                  to the DUT
`uvm_component_utils(my_uvm_test)
my_uvm_env env;
function new(string name, uvm_component parent);
   super.new(name, parent);
endfunction: new
virtual function void build_phase(uvm_phase phase);
   super.build_phase(phase);
   env = my_uvm_env::type_id::create(.name("env"), .parent(this));
endfunction: build_phase
                                                      Create the
                                                      environment
```

```
virtual function void end_of_elaboration_phase(uvm_phase phase);
    uvm_top.print_topology();
endfunction: end_of_elaboration_phase
                                                   Print the topology
virtual task run_phase(uvm_phase phase);
  my_uvm_sequence seq;
  phase.raise_objection(.obj(this));
  seq = my_uvm_sequence::type_id::create( .name("seq"),
                                           .contxt(get_full_name()));
  seq.start(env.agent.seqr);
  phase.drop_objection(.obj(this));
endtask: run_phase
endclass: my_uvm_test
                                                   IMPORTANT:
                                                Simulation terminates
                                                   once all raised
                                                objections have been
                                                     dropped.
```

UVM ENVIRONMENT

- A UVM Environment contains multiple, reusable verification components and defines their default configuration as required by the application.
- Instead of writing the same code for different testcases, we use the same environment with a different configuration for each test.
- UVM Environment will generally contain
 - multiple agents for different interfaces
 - a common scoreboard
 - data connections between agents and scoreboard
 - a functional coverage collector
 - additional checkers




UVM ENVIRONMENT EXAMPLE

```
import uvm pkg::*;
 class my_uvm_env extends uvm_env;
   `uvm component utils(my uvm env)
   my_uvm_agent agent;
   my uvm scoreboard sb;
   function new(string name, uvm component parent);
     super.new(name, parent);
   endfunction: new
   virtual function void build_phase(uvm_phase phase);
                                                                                       Create the agent
     super.build phase(phase);
     agent = my_uvm_agent::type_id::create(.name("agent"), .parent(this));
     sb = my_uvm_scoreboard::type_id::create(.name("sb"), .parent(this));
   endfunction: build phase
                                                                                         Create the
   virtual function void connect_phase(uvm_phase phase);
                                                                                         scoreboard
     super.connect phase(phase);
     agent.agent_ap_output.connect(sb.sb_export_output);
     agent.agent_ap_compare.connect(sb.sb_export_compare);
                                                                                       Agent output data
   endfunction: connect phase
                                                                                       + compare data are
 endclass: my_uvm_env
                                                                                       connected to the
                                                                                         scoreboard.
NORTHWESTERN UNIVERSITY – ECE DEPARTMENT
```

12/25/23

UVM AGENT

- UVM Agents provide protocol specific tasks by instantiating:
 - Sequencer to read input data and sends as individual transactions to the Driver
 - Driver that utilizes a protocol transactions to send data to the DUT via a specific interface.
 - Monitor reads data from DUT, and sends to the Scoreboard for validation via analysis port
- Active Agents
 - Instantiates all three components (Sequencer, Driver, Monitor)
 - Enables data to be driven to DUT via driver
 - Agents are active by default
 - uvm_config_db #(int)::set(this, "path_to_agent", "is_active", UVM_ACTIVE);
- Passive Agents
 - Only instantiate the monitor
 - Used for checking and coverage only
 - Useful when there's no data item to be driven to DUT
 - uvm_config_db #(int)::set(this, "path_to_agent", "is_active", UVM_PASSIVE);



UVM AGENT EXAMPLE

```
import uvm_pkg::*;

class my_uvm_agent extends uvm_agent;

`uvm_component_utils(my_uvm_agent)

uvm_analysis_port#(my_uvm_transaction) agent_ap_output;
uvm_analysis_port#(my_uvm_transaction) agent_ap_compare;

my_uvm_sequencer seqr;
my_uvm_driver drvr;
my_uvm_driver drvr;
my_uvm_monitor_output mon_out;
my_uvm_monitor_compare mon_cmp;

function new(string name, uvm_component parent);
    super.new(name, parent);
endfunction: new
```

Agent creates monitors for the DUT output data and compare data.

```
virtual function void build phase(uvm phase phase);
  super.build phase(phase);
  agent_ap_output = new(.name("agent_ap_output"), .parent(this));
  agent ap compare = new(.name("agent ap compare"), .parent(this));
 mon out = my uvm monitor output::type id::create(.name("mon out"), .parent(this));
 mon_cmp = my_uvm_monitor_compare::type_id::create(.name("mon_cmp"), .parent(this));
 segr = my uvm sequencer::type id::create(.name("segr"), .parent(this));
 drvr = my uvm driver::type id::create(.name("drvr"), .parent(this));
endfunction: build phase
virtual function void connect phase(uvm phase phase);
  super.connect phase(phase);
 drvr.seg item port.connect(segr.seg item export);
 mon_out.mon_ap_output.connect(agent_ap_output);
 mon cmp.mon ap compare.connect(agent ap compare);
endfunction: connect phase
endclass: my uvm agent
                                                          Agent creates and connects
                                                        sequencer and driver for input
                                                                   data.
```

UVM SEQUENCE ITEM


endclass: my_uvm_transaction

 UVM Sequence Item is used to define the transaction data that's passed from the sequencer to the driver.

```
class my_uvm_transaction extends uvm_sequence_item;
logic [23:0] image_pixel;


function new(string name = "");
    super.new(name);
endfunction: new

    `uvm_object_utils_begin(my_uvm_transaction)
    `uvm_field_int(image_pixel, UVM_ALL_ON)
    `uvm object utils end
Sequence Item
defines the
transaction data
to be sent to
the driver
```



UVM SEQUENCE

- UVM Sequence generates data transactions as class objects (UVM Sequence Item) and sends it to the Driver
- Transaction data is implemented as a queue.
- Use start_item() and finish_item() calls to initiate the transaction.
- While creating transactions, it's useful to print information, for example:



UVM SEQUENCE EXAMPLE

```
// read BMP header
class my uvm sequence extends uvm sequence#(my uvm transaction);
                                                                          `uvm object utils(my uvm sequence)
                                                                            if ( !n bytes ) begin
                                                 Read image file and
                                                                               `uvm fatal("SEQ RUN",
 function new(string name = "");
                                                   write pixels as
                                                                                  $sformatf("Failed read header data from %s...", IMG IN NAME));
   super.new(name):
                                                  transaction data
                                                                            end
 endfunction: new
                                                                          while ( !$feof(in file) ) begin
 task body();
                                                                              tx = my uvm transaction::type id::create(.name("tx"),
   my uvm transaction tx;
                                                             Transaction
                                                                                                                     .contxt(get full name()));
   int in file, n bytes=0, i=0;
                                                             queues are


    start item(tx);

   logic [7:0] bmp_header [0:BMP HEADER SIZE-1];
                                                                              n bytes = $fread(pixel, in file, BMP HEADER SIZE+i, BYTES PER PIXEL);
                                                           demarcated by
   logic [23:0] pixel;
                                                                              tx.image pixel = pixel;
                                                            start item()
                                                                             //`uvm info("SEQ RUN", tx.sprint(), UVM LOW);
                                                               and
    `uvm info("SEQ RUN", $sformatf("Loading file %s..."
                                                                            finish item(tx);
                                                            finish item()
           IMG IN NAME), UVM LOW);
                                                                              i += BYTES PER PIXEL;
                                                               calls.
                                                                            end
    in file = $fopen(IMG IN NAME. "rb"):
    if ( !in file ) begin
                                                                            `uvm info("SEQ RUN", $sformatf("Closing file %s...", IMG IN NAME),
        `uvm fatal("SEQ RUN", $sformatf("Failed to open file %s...",
                                                                                    UVM LOW);
           IMG IN NAME));
                                                                            $fclose(in file);
    end
                                                                          endtask: body
                                                                        endclass: my uvm sequence
```

UVM INTERFACE


- Define a UVM Interface for each DUT endpoint
- Driver and Monitor pass data to and from DUT via the Interface
- Interfaces may include
 - FIFOs
 - Block RAMs
 - Bus architectures
 - Peripherals
 - Clock / Reset

```
import uvm_pkg::*;
interface my_uvm_if;
  logic clock;
  logic reset;
  logic in_full;
  logic in_wr_en;
  logic [23:0] in_din;
  logic out_empty;
  logic out_rd_en;
  logic [7:0] out_dout;
endinterface
```



UVM DRIVER

- UVM driver is an active entity that drives signals to a particular interface of the DUT.
- It reads transaction data from the queue and sends data to the DUT via a particular interface.
- Handshaking between Driver and Sequencer
 - get_next_item() Blocks until a request item is available from the sequencer. This should be followed by item_done call to complete the handshake.
 - try_next_item() Non-blocking method which will return null if a request object is not available from the sequencer.
 Else it returns a pointer to the object.
 - item_done() Non-blocking method which completes the driver-sequencer handshake. This should be called after get_next_item or a successful try_next_item call.




UVM DRIVER EXAMPLE

```
import uvm_pkg::*;
class my_uvm_driver extends uvm_driver#(my_uvm_transaction);
  `uvm component utils(my uvm driver)
                                                               FIFO interface used
  virtual my_uvm_if vif; 
                                                               to pass data to DUT
  function new(string name, uvm_component parent);
    super.new(name, parent);
  endfunction: new
  virtual function void build_phase(uvm_phase phase);
    super.build phase(phase);
    void'(uvm_resource_db#(virtual my_uvm_if)::read_by_name(
            .scope("ifs"), .name("vif"), .val(vif)));
   endfunction: build phase
   virtual task run_phase(uvm_phase phase);
      drive();
   endtask: run_phase
```

```
virtual task drive();
     my_uvm_transaction tx; 
                                          Get next transaction
    // wait for reset.
                                          data from Sequencer
    @(posedge vif.reset)
    @(negedge vif.reset)
                                           and write to FIFO
    vif.in din = 24'b0;
    vif.in wr en = 1'b0;
    forever begin
       @(negedge vif.clock)
       begin
         if (vif.in full == 1'b0) begin
            seq_item_port.get_next_item(tx);
         vif.in_din = tx.image_pixel;
            vif.in_wr_en = 1'b1;
            seq_item_port.item_done();
         end else begin
            vif.in_wr_en = 1'b0;
            vif.in din = 24'b0;
         end
      end
    end
  endtask: drive
endclass
```


UVM MONITOR

- UVM Monitor is responsible for:
 - Capturing signal data from the DUT via a virtual interface
 - Collected data used for protocol checking and coverage
 - Collected data is exported via a TLM analysis port
- Monitor translates DUT data into transaction level data objects that can be sent to other component.



TLM ANALYSIS PORTS

- Transaction Level Modeling (TLM) provides a higher level of abstraction for building transaction models between components and systems.
- Data is represented as transactions (class objects) which flow in and out of different components via special ports called **TLM** interfaces.
- UVM provides a set of transaction-level communication interfaces that can be used to connect between components such that data packets can be transferred between them
 - TLM Analysis Ports are used by Monitors to pass data to other components (subscribers) and the scoreboard.
 - TLM FIFOs provide a queue for storing packets between sender and the receiver to independently operate.





UVM MONITOR – DUT INTERFACE EXAMPLE

```
// Reads data from output fifo to scoreboard
class my uvm monitor output extends uvm monitor;
    `uvm component utils(my uvm monitor output)
   uvm analysis port#(my uvm transaction) mon ap output;
   virtual my uvm if vif;
   int out file;
   function new(string name, uvm component parent);
       super.new(name, parent);
   endfunction: new
   virtual function void build phase(uvm phase phase);
       super.build phase(phase);
       void'(uvm resource db#(virtual my uvm if)::read by name(
              .scope("ifs"), name("vif"), val(vif)));
       mon ap output = new(.name("mon ap output"), .parent(this));
       out file = $fopen(IMG OUT NAME, "wb");
       if ( !out file ) begin
           `uvm_fatal("MON_OUT_BUILD", $sformatf("Failed to open
              output file %s...", IMG OUT NAME));
       end
   endfunction: build phase
```

BMP Header data is previously stored to the DB and now retrieved for file write

```
virtual task run phase(uvm phase phase);
   int n bytes;
   logic [0:BMP HEADER SIZE-1][7:0] bmp header;
   my uvm transaction tx out;
   // wait for reset
   @(posedge vif.reset)
   @(negedge vif.reset)
   tx out = mv uvm transaction::tvpe id::create(
           .name("tx out"), .contxt(get full name()));
   // get the stored BMP header as packed array
   if (!uvm config db#(logic[0:BMP HEADER SIZE-1][7:0])
       ::get(null, "*", "bmp header", bmp header) )
  begin
       `uvm fatal("MON OUT RUN", $sformatf("Failed to
           retrieve BMP header data for file %s...".
           IMG CMP NAME));
   end
   // copy the BMP header to the output file
   for (int i = 0; i < BMP HEADER SIZE; i++) begin
       $fwrite(out_file, "%c", bmp header[i]);
   end
   vif.out rd en = 1'b0;
```

```
forever begin
 @(negedge vif.clock)
   if (vif.out empty == 1'b0) begin
     $fwrite(out file, "%c%c%c",
       vif.out_dout, vif.out_dout, vif.out_dout);
     tx_out.image_pixel = {3{vif.out_dout}};
     mon ap output.write(tx out);
     vif.out rd en = 1'b1;
   end else begin
     vif.out rd en = 1'b0;
                                       Read from FIFO,
   end
 end
                                       write to monitor
end
endtask: run phase
virtual function void final phase(uvm phase phase);
 super.final phase(phase);
  `uvm info("MON OUT FINAL", $sformatf(
   "Closing file %s...", IMG OUT NAME), UVM LOW);
 $fclose(out file);
endfunction: final phase
endclass: my uvm monitor output
```

UVM MONITOR – COMPARE DATA EXAMPLE


```
// Reads data from compare file to scoreboard
class my uvm monitor compare extends uvm monitor;
  `uvm component utils(my uvm monitor compare)
 uvm_analysis_port#(my_uvm_transaction) mon_ap_compare;
 virtual mv uvm if vif:
 int cmp file, n bytes;
  logic [7:0] bmp header [0:BMP HEADER SIZE-1];
 function new(string name, uvm component parent);
   super.new(name. parent):
  endfunction: new
 virtual function void build phase(uvm phase phase);
   super.build phase(phase);
   void'(uvm resource db#(virtual my uvm if)::read by name(
       .scope("ifs"), .name("vif"), .val(vif)));
   mon ap compare = new(.name("mon ap compare"), .parent(this));
   cmp file = $fopen(IMG CMP NAME, "rb");
   if ( !cmp file ) begin
      `uvm fatal("MON CMP BUILD", $sformatf("Failed to open file %s...", IMG CMP NAME));
   end
   // store the BMP header as packed array
   n bytes = $fread(bmp header, cmp file, 0, BMP HEADER SIZE);
   uvm config db#(logic[0:BMP HEADER SIZE-1][7:0])::
     set(null, "*", "bmp_header", {>>8{bmp_header}});
   endfunction: build phase
                                                          BMP Header data is stored as
                                                          packed data to the DB and so
```

it may be retrieved for file writing

```
virtual task run phase(uvm phase phase);
 int n bytes=0, i=0;
 logic [23:0] pixel;
 my uvm transaction tx cmp; __
                                                           Read data from file and create
 // wait for reset
                                                           a transaction to broadcast to
 @(posedge vif.reset)
                                                                   subscribers
 @(negedge vif.reset)
 tx cmp = my uvm transaction::type_id::create(.name("tx_cmp"), .contxt(get_full_name()));
 // syncronize file read with fifo data
 while ( !$feof(cmp file) ) begin
   @(negedge vif.clock)
   begin
     if ( vif.out emptv == 1'b0 ) begin
       n bytes = $fread(pixel. cmp file. BMP HEADER SIZE+i. BYTES PER PIXEL):
       tx cmp.image pixel = pixel;
       mon ap compare.write(tx cmp);
       i += BYTES PER PIXEL;
     end
                                                           Close file after reading
   end
                                                               is completed
 end
endtask: run phase
virtual function void final phase(uvm phase phase);
 super.final phase(phase):
 `uvm info("MON CMP FINAL", $sformatf("Closing file %s...", IMG CMP NAME), UVM LOW);
 $fclose(cmp file);
endfunction: final phase
endclass: my uvm monitor compare
```

UVM SCOREBOARD

- UVM scoreboard is a verification component that contains checkers and verifies the functionality of a design.
- It receives transaction level objects captured from the interfaces of a DUT via TLM analysis ports
- Scoreboard receives data packets of the expected value and actual DUT data, and compares to see if they match.
- 2 ways to pass actual data:
 - Allow Monitor to read & write expected values
 - Create Passive Agents to read & write expected values



UVM SCOREBOARD EXAMPLE

```
import uvm pkg::*;
`uvm analysis imp decl( output)
`uvm analysis imp decl( compare)
class my uvm scoreboard extends uvm scoreboard;
  `uvm_component_utils(my_uvm_scoreboard)
 uvm analysis export #(my uvm transaction) sb export output;
 uvm analysis export #(my uvm transaction) sb export compare;
 uvm_tlm_analysis_fifo #(my_uvm_transaction) output_fifo; __
 uvm tlm analysis fifo #(mv uvm transaction) compare fifo:
 my uvm transaction tx out;
 my uvm transaction tx cmp;
 function new(string name, uvm component parent):
   super.new(name, parent);
   tx out = new("tx out");
   tx cmp = new("tx cmp");
 endfunction: new
 virtual function void build phase(uvm phase phase);
   super.build_phase(phase);
   sb export output = new("sb export output", this);
   sb export compare = new("sb export compare", this);
   output fifo = new("output fifo", this);
   compare fifo = new("compare fifo", this);
 endfunction: build phase
```

FIFO-based transaction queues and analysis ports created to compare the DUT data and file data

```
virtual function void connect phase(uvm phase phase);
   sb export output.connect(output fifo.analysis export);
   sb_export_compare.connect(compare_fifo.analysis_export);
 endfunction: connect phase
 virtual task run():
                                                           Run() function
   forever begin
                                                          reads FIFO data
     output fifo.get(tx out);
                                                         from each analysis
     compare fifo.get(tx cmp);
                                                          port, compares
     comparison();
   end
                                                         values, and reports
 endtask: run
                                                              errors.
 virtual function void comparison();
   if (tx out.image pixel != tx cmp.image pixel) begin
     `uvm_info("SB CMP", tx out.sprint(), UVM LOW);
     `uvm info("SB CMP", tx cmp.sprint(), UVM LOW);
     `uvm fatal("SB CMP", $sformatf("Test: Failed! Expecting: %08x, Received: %08x",
           tx cmp.image pixel, tx out.image pixel))
   end
 endfunction: comparison
endclass: my uvm scoreboard
```

HOW DOES THE UVM SIMULATION END?

- UVM provides an objection mechanism to allow hierarchical status communication among components which is helpful in deciding the end of test.
- There is a built-in objection for each phase, which provides a way for components and objects to synchronize their testing activity and indicate when it is safe to end the phase and, ultimately, the test end.
- A component or sequence may:
 - raise a phase objection at the beginning of an activity that must be completed before the phase stops
 - drop a phase objection at the end of that activity
- Once all of the raised objections are dropped, the phase terminates
- The simulation terminates after all objections have been dropped

UVM PACKAGE

- Create a UVM Package that includes all of the UVM files.
- DUT files should not be included.
- It's a good idea to also create a global file to include all global variables declarations.

```
package my_uvm_package;
import uvm_pkg::*;

// UVM files
   include "uvm_macros.svh"
   include "my_uvm_globals.sv"
   include "my_uvm_sequencer.sv"
   include "my_uvm_driver.sv"
   include "my_uvm_agent.sv"
   include "my_uvm_agent.sv"
   include "my_uvm_scoreboard.sv"
   include "my_uvm_config.sv"
   include "my_uvm_env.sv"
   include "my_uvm_test.sv"
endpackage
```

SIMULATING UVM MODELS

#vsim -voptargs=+acc +notimingchecks -L work work.grayscale tb -wlf grayscale tb.wlf

do grayscale wave.do

run -all

```
setenv LMC TIMEUNIT -9
vlib work
                                                                                                                                source /vol/eecs392/env/questasim.env
vmap work work
# grayscale architecture
vlog -work work "../sv/fifo.sv"
vlog -work work "../sv/grayscale.sv"
vlog -work work "../sv/grayscale top.sv"
# uvm library
vlog -work work +incdir+$env(UVM HOME)/src $env(UVM HOME)/src/uvm.sv
vlog -work work +incdir+$env(UVM HOME)/src $env(UVM HOME)/src/uvm macros.svh
vlog -work work +incdir+$env(UVM HOME)/src $env(MTI HOME)/verilog src/questa uvm pkg-1.2/src/questa uvm pkg.sv
# uvm package
vlog -work work +incdir+$env(UVM HOME)/src "../uvm/my uvm pkg.sv"
vlog -work work +incdir+$env(UVM_HOME)/src "../uvm/my uvm tb.sv"
# start uvm simulation
vsim -classdebug -voptargs=+acc +notimingchecks -L work work.my uvm tb -wlf my uvm tb.wlf -sv lib lib/uvm dpi -dpicpppath /usr/bin/gcc +incdir+$env(MTI HOME)/verilog src/questa uvm pkg-I.2/src/
# start basic simulation
```

```
mkdir -p lib
make -f Makefile.questa dpi lib32 LIBDIR=lib
vsim -do grayscale sim.do
```

NEXT...

HW #4: Edge Detection using UVM