Optimizing Arrays for Performance Demo Script

Introduction

This demonstration script provides high-level instructions on how to remove bottlenecks caused by arrays in a C design.

Preparation:

Required files: Necessary files are located at C:\training\
 optimize_array_performance\demo

• Required hardware: None

• Supporting materials: None

Optimizing Arrays for Performance

	Action with Description	Point of Emphasis and Key Takeaway
•	Launch the Vivado® HLS tool. Open the provided dct_prj Vivado HLS tool project located at: C:\training\optimize_array_performa nce\demo\dct_prj	You can open existing Vivado HLS tool projects from the Vivado HLS tool Welcome page.

	Action with Description	Point of Emphasis and Key Takeaway
•	Access and review the source files (dct.c and dct.h) from the Explorer pane.	This C design uses a discrete cosine transformation (DCT). The function implements a 2D DCT algorithm by first processing each row of the input array via a 1D DCT, then processing the columns of the resulting array through the same 1D DCT. It calls the <i>read_data</i> , <i>dct_2d</i> , and <i>write_data</i> functions.
		The <i>read_data</i> function is defined at line 54 and consists of two loops: RD_Loop_Row and RD_Loop_Col.
		The write_data function is defined at line 66 and consists of two loops to perform writing the result. The dct_2d function, defined at line 23, calls the dct_1d function and performs transpose.
		Finally, the dct_1d function, defined at line 4, uses dct_coeff_table and performs the required function by implementing a basic iterative form of the 1D Type II DCT algorithm.

Action with Description	Point of Emphasis and Key Takeaway
Run C synthesis.Review the Synthesis report.	Once synthesis completes, the Synthesis report will open in the main viewing area.
	Notice that the estimated clock period is within the requested clock period.
	The Synthesis report also contains latency and throughput information of the design. The results correspond to the default solution (without any directives). You can further reduce the numbers down by specifying your requirements via directives.
	The Synthesis log is available in the Console pane.

What is the worst-case latency of the design?

Answer: 2935

•	Create a new solution named		
	<pre>solution2 (select Project > New</pre>		
	Solution).		


Accept the default settings and click
 Finish.

Creating a new solution allows for different optimizations to be compared easily.

There is no need to copy directives from the previous solution because the previous solution does not have any directives. Even if the directives are copied (the default setting), there would be no impact to the demo since there are no directives in the initial solution.

As part of the optimization process, as seen in the "Pipeline for Performance" demo, you will begin by pipelining the loops in the design.

Action with Description	Point of Emphasis and Key Takeaway
Apply the PIPELINE directive on <i>DCT_Outer_Loop</i> of the <i>dct_1d</i> function (shown below).	Apply the PIPELINE directive on the outer loop.
	Moving the PIPELINE directive from the inner loop to the outer loop of dct_1d will lead to more parallelism of the multiply and add operations.
	That is, eight (8) multiply and add operations are performed concurrently, thus minimizing the number of cycles required to compute each value in the output array.
	Leave the II field blank since the design tries to target II as 1; i.e., it will try to optimize the loop to accept a new input for every cycle.
	You will find the directive written to the directive.tcl file under the dct_prj > solution2 > constraints folder.
	set_directive_pipeline "dct_1d/DCT_Outer_Loop"



Action with Description Point of Emphasis and Key Takeaway Similarly, apply the **PIPELINE** The Directive tab should look like the figure below after you finish applying directive to the following loops: the PIPELINE directive. • Xpose_Row_Inner_Loop of the dct_2d function - -₽ Outline Directive □ • Xpose_Col_Inner_Loop of the **←** → dct 2d function ×[] dct_coeff_table • RD_Loop_Col of the read_data ■ BY DCT Outer Loop Ou % HLS PIPELINE function DCT_Inner_Loop • WR_Loop_Col of the write_data x[] row_outbuf function x[] col_outbuf x[] col_inbuf Row_DCT_Loop ■ W Xpose_Row_Outer_Loop <u>Xpose Row Inner</u> Loop % HLS PIPELINE Col_DCT_Loop ■ ※ Xpose Col Outer Loop ■ ³⁷ Xpose Col Inner Loop % HLS PIPELINE read_data ■ RD_Loop_Row % HLS PIPELINE write_data WR_Loop_Row % HLS PIPELINE dct input output x[] buf_2d_in x[] buf_2d_out Run C synthesis. Once synthesis completes, the Synthesis report will open in the main viewing area. Compare the results of two solutions This allows you to compare the different optimizations of the project. (solution1 and solution2). You should see the comparison report as shown below.

Action with Desc	ription	Point of Emph	asis and Key Takeaway
	Performance Estimates		
	□ Timing (ns) Clock ap_clk Target Estimated	solution2 solution1 10.00 10.00 7.769 3.770	
	E Latency (clock cy soli Latency min 843 max 843 Interval min 843 max 843	ution2 solution1 3 2935 3 2935 3 2935	
	Solution BRAM_18K 5 DSP48E 8 FF 491 LUT 1364 URAM 0	n2 solution1 5 1 246 964 0	
• What is the worst-case design?	e latency of the	Answer: 843	
 Go to the Utilization E section and note the r DSP48E and block RAI implement solution2. 	number of	Answer: Number of BRA Number of DSP	_

	Action with Description	Point of Emphasis and Key Takeaway
•	Select the Console tab and review the synthesis information.	From the Synthesis log, note that the design was not able to achieve the requested II on <i>DCT_Outer_Loop</i> because of the limited memory ports on the <i>src</i> element.
		The <i>src</i> is input to the <i>dct_1d</i> function and <i>dct_1d</i> is called twice in the <i>dct_2d</i> function (line 33 and line 44).
		At line 33, <i>in_block</i> is accessed via the <i>src</i> element in <i>dct_1d</i> . At line 44, <i>col_inbuf</i> is accessed via the <i>src</i> element in <i>dct_1d</i> .
		Therefore, you will need to partition both the <i>col_inbuf</i> and <i>in_block</i> arrays to achieve a throughput of 1.

Action with Description

Point of Emphasis and Key Takeaway

```
🔁 Console 🛭 🧐 Errors 🐧 Warnings
  Vivado HLS Console
  INFO: [HLS 200-10]
  INFO: [HLS 200-10] -- Implementing module 'dct_1d2'
 INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'DCT Outer Loop'.
WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('src_load_5', <u>dct.c:17</u>) on array 'src' due to limited memory port
WARNING: (SCHED 204-69] Unable to schedule 'load' operation ('src_load_5', dct.c:17) on array 'src' due to limited memory ports.

INFO: [SCHED 204-01] Piperining result: larget ii: 1, rinal ii: 4, Depth: 8.

WARNING: [SCHED 204-21] Estimated clock period (5.79ns) exceeds the target (target clock period: 6ns, clock uncertainty: 0.75ns,

WARNING: [SCHED 204-21] The critical path consists of the following:

'mul' operation ('tmp.7-7', dct.c:17) (2.84 ns)

'add' operation ('tmp.7-7', dct.c:19) (2.95 ns)

INFO: [SCHED 204-11] Finished scheduling.

INFO: [BIND 205-100] Starting micro-architecture generation ...

INFO: [BIND 205-101] Performing variable lifetime analysis.

INFO: [BIND 205-101] Exploring resource sharing.

INFO: [BIND 205-100] Finished micro-architecture generation.

INFO: [BIND 205-100] Finished micro-architecture generation.

INFO: [BIND 205-101] Elapsed time: 0.066 seconds; current allocated memory: 94.185 MB.
 [HLS 200-10]
 INFO: [SCHED 204-61] Pipelining loop 'Xpose_Row_Outer_Loop_Xpose_Row_Inner_Loop'.
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 4.
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 4.
INFO: [SCHED 204-61] Pipelining loop 'Xpose_Col_Outer_Loop_Xpose_Col_Inner_Loop'.
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 4.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
  INFO: [SCHED
  INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
  TNEO: [SCHED 204-1
               SCHED 204-61] Pipelining loop 'RD_Loop_Row_RD_Loop_Col'.
               [SCHED 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 4.
[SCHED 204-61] Pipelining loop 'WR_Loop_Row_WR_Loop_Col'.
                   SCHED 204-61 Pipelining result: Target II: 1, Final II: 1, Depth: 4.
  INFO: [HLS 200-111] Elapsed time: 0.113 seconds; current allocated memory: 95.060 MB.
```

You will now solve the *dct_1d* pipeline II problem by increasing the memory bandwidth available to it.

This will be done by partitioning the arrays from which the *dct_1d* inner loops read data (*in_block* in *Row_DCT_Loop* and *col_inbuf* in *Col_DCT_Loop*).


- Create a new solution named solution3.
- Accept the default settings and click Finish.

In this solution, you will apply the ARRAY_PARTITION directive to buf_2d_in of the dct function and col_inbuf of the dct2d function.

Action with Description

Point of Emphasis and Key Takeaway


 Apply the ARRAY_PARTITION directive to buf_2d_in of the dct function as shown in the figure below. Partitioning large arrays into multiple smaller arrays or into individual registers can help improve access to data and remove block RAM bottlenecks.



Point of Emphasis and Key Takeaway Action with Description Similarly, apply the The Directive tab should look like the **ARRAY PARTITION** directive figure below after you finish applying *col_inbuf* of the *dct_2d* function. the ARRAY_PARTITION directive. ← → □ □ 🔡 Outline 🍱 Directive 🖾 x[] row outbuf x[] col_outbuf ×[] col_inbuf % HLS ARRAY_PARTITION variable=col_inbuf dim=2 Row_DCT_Loop Col_DCT_Loop > * Xpose_Col_Outer_Loop read_data write_data input output x[] buf_2d_in % HLS ARRAY_PARTITION variable=buf_2d_in dim=2 ×[] buf_2d_out Run C synthesis. Once synthesis completes, the synthesis report will open in the main viewing area. Examine the Synthesis log. Has the PIPELINE II directive been met? Yes, the pipeline directive met II=1. The memory bandwidth increased via the array partitioning and thus the design met the requested II value. Compare the results of the two You should see the comparison report as shown below. solutions (solution2 and solution3).

Action with Description

Point of Emphasis and Key Takeaway



Latency was reduced to 477. Block RAM usage decreased to 3 from 5.

Memory utilization will usually be more after array partitioning. But in this case, some of the memory elements were implemented in the distributed RAMs/ROMS (you can observe this in the Synthesis log in the Console tab) and hence the number of block RAMs was actually reduced compared to the previous solution.

Action with Description **Point of Emphasis and Key Takeaway** Vivado HLS Console INFO: [HLS 200-10] ------INFO: [RTGEN 206-100] Finished creating RTL model for 'dct_2d'. INFO: [HLS 200-111] Elapsed time: 0.234 seconds; current allocated memory: 108.111 MB. INFO: [HLS 200-10] -----INFO: [HLS 200-10] -- Generating RTL for module 'dct' INFO: [HLS 200-10] ------INFO: [RTGEN 206-500] Setting interface mode on port 'dct/input_r' to 'ap_memory'. INFO: [RTGEN 206-500] Setting interface mode on port 'dct/output_r' to 'ap_memory' INFO: [RTGEN 206-500] Setting interface mode on function 'dct' to 'ap_ctrl_hs'. INFO: [RTGEN 206-100] Finished creating RTL model for 'dct' INFO [RTMG 210-279] Implementing memory 'dct_1d_dct_coeff_bkb_rom' using distributed ROMs. INFO [RTMG 210-279] Implementing memory 'dct_1d_dct_coeff_cud_rom' using distributed ROMs. INFO [RTMG 210-279] Implementing memory 'dct_1d_dct_coeff_dEe_rom' using distributed ROMs. INFO [RTMG 210-279] Implementing memory 'dct_1d_dct_coeff_eOg_rom' using distributed ROMs. INFO [RTMG 210-279] Implementing memory 'dct_1d_dct_coeff_FYi_rom' using distributed ROMs. INFO [RTMG 210-279] Implementing memory 'dct_1d_dct_coeff_g8j_rom' using distributed ROMs. INFO [RTMG 210-279] Implementing memory 'dct_1d_dct_coeff_bbi_rom' using distributed ROMs. INFO [RTMG 210-279] Implementing memory 'dct_1d_dct_coeff_ibs_rom' using distributed ROMs. INFO [RTMG 210-278] Implementing memory 'dct_2d_row_outbuf_ram' using block RAMs. INFO: [RTMG 210-278] Implementing memory 'dct_2d_col_inbuf_0_ram' using distributed RAMs. INFO: [HLS 200-111] Finished generating all KTL models lime (s): cpu INFO: [SYSC 207-301] Generating SystemC RTL for dct. INFO: [VHDL 208-304] Generating VHDL RTL for dct. INFO: [VLOG 209-307] Generating Verilog RTL for dct. INFO: [HLS 200-112] Total elapsed time: 7.996 seconds; peak allocated memory: 109.217 MB. Finished C synthesis.

Summary

Memory elements may become bottlenecks when it comes to meeting throughput and latency requirements. In this demo, you learned how to apply a partition directive on arrays in the design and observed its impact on resources and throughput.

References:

- Supporting materials
 - Vivado Design Suite Tutorial: High-Level Synthesis (UG871)
 - Vivado Design Suite User Guide: High-Level Synthesis (UG902)