Pipelining for Performance Demo Script

Introduction

This demonstration script provides high-level instructions on using the PIPELINE directive.

Preparation:

Required files: Necessary files are located at C:\training\pipeline\demo

• Required hardware: None

• Supporting materials: None

Pipelining for Performance

	Action with Description	Point of Emphasis and Key Takeaway
•	Launch the Vivado® HLS tool. Open the provided dct_prj Vivado HLS tool project located at: C:\training\pipeline\demo\dct_prj	You can open existing Vivado HLS tool projects from the Vivado HLS tool Welcome page.

	Action with Description	Point of Emphasis and Key Takeaway
•	Access and review the source files (dct.c and dct.h) from the Explorer pane.	This C design uses a discrete cosine transformation (DCT). The function implements a 2D DCT algorithm by first processing each row of the input array via a 1D DCT, then processing the columns of the resulting array through the same 1D DCT. It calls the read_data, dct_2d, and write_data functions.
		The <i>read_data</i> function is defined at line 54 and consists of two loops: <i>RD_Loop_Row</i> and <i>RD_Loop_Col</i> .
		The write_data function is defined at line 66 and consists of two loops to perform writing the result. The dct_2d function, defined at line 23, calls the dct_1d function and performs transpose.
		Finally, the <i>dct_1d</i> function, defined at line 4, uses <i>dct_coeff_table</i> and performs the required function by implementing a basic iterative form of the 1D Type II DCT algorithm.

Action with Description	Point of Emphasis and Key Takeaway
Run C synthesis.Review the Synthesis report.	Once synthesis completes, the Synthesis report will open in the main viewing area.
	Notice that the estimated clock period is within the requested clock period.
	The Synthesis report also contains latency and throughput information of the design. The results correspond to the default solution (without any directives). You can further reduce the numbers down by specifying your requirements via directives.
	The Synthesis log is available in the Console pane.
What is the worst-case latency of the design? Answer: 2935	
In the Synthesis report, go to the Utilization Estimates section and note the number of DSP48E and block RAMs used to implement the solution. Number of BRAM_18K: 5 Number of DSP48E: 1	
 Double-click dct_2d_csynth.rpt to open the Synthesis report available under the dct_prj > solution1 > syn > report folder in the Explorer pane. 	What is the worst-case latency of the dct_2d function? Answer: 2644
Similarly, open the	What is the worst-case latency of the

dct_1d2_csynth.rpt file under the


dct_prj > solution1 > syn > report

folder in the Explorer pane.

dct_1d function?

Answer: 145

	Action with Description	Point of Emphasis and Key Takeaway
•	Create a new solution named solution2. Accept the default settings and click	Creating a new solution allows for different optimizations to be compared easily.
	Finish. Select Project > Close Inactive Solution Tabs.	There is no need to copy directives from the previous solution because the previous solution does not have any directives.
•	Apply the PIPELINE directive on <i>DCT_Inner_Loop</i> of the <i>dct_1d</i> function (shown below).	Apply the PIPELINE directive on the inner loops.
		Leave the II field blank since the design tries to target II as 1; i.e., it will try to optimize the loop to accept a new input for every cycle.
		You will find the directive written to the directive.tcl file under the dct_prj > solution2 > constraints folder.
		set_directive_pipeline "dct_1d/DCT_Inner_Loop"



Point of Emphasis and Key Takeaway Action with Description Similarly, apply the **PIPELINE** The Directive tab should look like the directive to the following loops: figure below after you finish applying the PIPELINE directive. • Xpose_Row_Inner_Loop of the dct 2d function _ _ 🔠 Outline 🍱 Directive 🖾 • Xpose_Col_Inner_Loop of the ← → dct_2d function ×[] dct_coeff_table • RD_Loop_Col of the read_data ■ BY DCT_Outer_Loop ■ BY DCT Inner Loop Output Description: DCT Inner Loop Output DCT function % HLS PIPELINE • WR_Loop_Col of the write_data x[] row_outbuf function x[] col_outbuf x[] col inbuf Row_DCT_Loop ■ W Xpose_Row_Outer_Loop ■ ^{***} Xpose Row Inner_Loop % HLS PIPELINE ■ ³⁷ Xpose_Col_Outer_Loop % HLS PIPELINE ■ read_data ■ RD_Loop_Row 🛮 📅 RD Loop Col % HLS PIPELINE write_data ■ WR_Loop_Row ■ WR Loop Col % HLS PIPELINE dct input output x[] buf 2d in ×[] buf_2d_out Run C synthesis. Once synthesis completes, the Synthesis report will open in the main viewing

area.

7

Action with Description		cription	Point of Emphasis and Key Takeaway
•	• Compare the results of the two solutions (solution1 and solution2).		This allows you to compare the different optimizations of the project.
•	Select Project > Con	npare Reports.	You should see the comparison report
	Add the reports you wish to compare.		as shown below.
		Performance Estimat	es
		ap_clk Target Estimated	3.770 3.770
		E Latency (clock cy solu Latency min 172 max 172 Interval min 172 max 172	ntion2 solution1 3 2935 3 2935 3 2935
		Utilization Estimates	
		solution BRAM_18K 5 DSP48E 1 FF 223 LUT 1211 URAM 0	n2 solution1 5 1 246 964 0
•	What is the worst-case latency of the design?		Answer: 1723
•	 Go to the Utilization Estimates section and note the number of DSP48E and block RAMs used to implement solution2. 		Answer: Number of BRAM_18K: 5 Number of DSP48E: 1
•	Double-click dct_2d_ open the Synthesis re under the <i>dct_prj</i> > so report folder in the Ex	eport available olution2 > syn >	What is the worst-case latency of the dct_2d function? Answer: 1590

• Similarly, open the dct_1d2_csynth.rpt file under the dct_prj > solution2 > syn > report Answer: 89	Action with Description	Point of Emphasis and Key Takeaway
folder in the Project Explorer pane.	dct_1d2_csynth.rpt file under the	dct_1d function?


Note that the design latency and throughput (Interval) are improved with the application of the PIPELINE directive.

- Create a new solution named solution3.
- Accept the default settings and click Finish.


Moving the PIPELINE directive from the inner loop to the outer loop of *dct_1d* will lead to more parallelism of the multiply and add operations.

That is, eight (8) multiply and add operations are performed concurrently, thus minimizing the number of cycles required to compute each value in the output array.

 Delete the **PIPELINE** directive from DCT_Inner_Loop of the dct_1d function. Delete the inner loop pipeline and apply the PIPELINE directive from the outer loop.



Point of Emphasis and Key Takeaway Action with Description Apply the **PIPELINE** directive on 🚟 Outline 🔟 Directive 🖂 DCT_Outer_Loop of the dct_1d function. ×[] dct_coeff_table ■ DCT_Outer_Loop % HLS PIPELINE DCT_Inner_Loop dct_2d read_data write_data dct Run C synthesis. Once synthesis completes, the Synthesis report will open in the main viewing It is safe to ignore the warnings if area. Compare the results of the two You should see the comparison report solutions (solution2 and solution3). as shown below. Performance Estimates □ Timing (ns) solution3 solution2 Clock ap_clk Target 10.00 10.00



Notice that throughput and latency are improved. With the PIPELINE directive applied on the outer loop, the inner loop automatically unrolls, which results in more resource utilization compared to *solution2*.

Summary

The PIPELINE directive inserts pipeline registers in the generated RTL to improve the latency of the design. When it was applied on the outer loop, it automatically unrolled the inner loops and inserted the required pipeline registers in the design. By applying this directive properly, you can increase the throughput of the design.

In this demo, you learned how to apply the PIPELINE directive and observed its impact on a design.

References:

- Supporting materials
 - Vivado Design Suite Tutorial: High-Level Synthesis (UG871)
 - Vivado Design Suite User Guide: High-Level Synthesis (UG902)