

Pipelining for Performance Demo Script

Introduction

This demonstration script provides high-level instructions on using the PIPELINE directive.

Preparation:

- Required files: Necessary files are located at *C:\training\pipeline\demo*
- Required hardware: None
- Supporting materials: None


Pipelining for Performance


Action with Description	Point of Emphasis and Key Takeaway
<ul style="list-style-type: none">• Launch the Vivado® HLS tool.• Open the provided dct_prj Vivado HLS tool project located at: <i>C:\training\pipeline\demo\dct_prj</i>	You can open existing Vivado HLS tool projects from the Vivado HLS tool Welcome page.

Action with Description	Point of Emphasis and Key Takeaway
<ul style="list-style-type: none"> Access and review the source files (<i>dct.c</i> and <i>dct.h</i>) from the Explorer pane. 	<p>This C design uses a discrete cosine transformation (DCT). The function implements a 2D DCT algorithm by first processing each row of the input array via a 1D DCT, then processing the columns of the resulting array through the same 1D DCT. It calls the <i>read_data</i>, <i>dct_2d</i>, and <i>write_data</i> functions.</p> <p>The <i>read_data</i> function is defined at line 54 and consists of two loops: <i>RD_Loop_Row</i> and <i>RD_Loop_Col</i>.</p> <p>The <i>write_data</i> function is defined at line 66 and consists of two loops to perform writing the result. The <i>dct_2d</i> function, defined at line 23, calls the <i>dct_1d</i> function and performs transpose.</p> <p>Finally, the <i>dct_1d</i> function, defined at line 4, uses <i>dct_coeff_table</i> and performs the required function by implementing a basic iterative form of the 1D Type II DCT algorithm.</p>


Action with Description	Point of Emphasis and Key Takeaway
<ul style="list-style-type: none"> Run C synthesis. Review the Synthesis report. 	<p>Once synthesis completes, the Synthesis report will open in the main viewing area.</p> <p>Notice that the estimated clock period is within the requested clock period.</p> <p>The Synthesis report also contains latency and throughput information of the design. The results correspond to the default solution (without any directives). You can further reduce the numbers down by specifying your requirements via directives.</p> <p>The Synthesis log is available in the Console pane.</p>
<p>What is the worst-case latency of the design?</p> <p>Answer: 2935</p>	
<p>In the Synthesis report, go to the Utilization Estimates section and note the number of DSP48E and block RAMs used to implement the solution.</p> <p>Number of BRAM_18K: 5</p> <p>Number of DSP48E: 1</p>	
<ul style="list-style-type: none"> Double-click dct_2d_csynth.rpt to open the Synthesis report available under the <i>dct_prj > solution1 > syn > report</i> folder in the Explorer pane. 	<p>What is the worst-case latency of the <i>dct_2d</i> function?</p> <p>Answer: 2644</p>
<ul style="list-style-type: none"> Similarly, open the dct_1d2_csynth.rpt file under the <i>dct_prj > solution1 > syn > report</i> folder in the Explorer pane. 	<p>What is the worst-case latency of the <i>dct_1d</i> function?</p> <p>Answer: 145</p>


Action with Description	Point of Emphasis and Key Takeaway
<ul style="list-style-type: none"> Create a new solution named <i>solution2</i>. Accept the default settings and click Finish. Select Project > Close Inactive Solution Tabs. 	<p>Creating a new solution allows for different optimizations to be compared easily.</p> <p>There is no need to copy directives from the previous solution because the previous solution does not have any directives.</p>
<ul style="list-style-type: none"> Apply the PIPELINE directive on <i>DCT_Inner_Loop</i> of the <i>dct_1d</i> function (shown below). 	<p>Apply the PIPELINE directive on the inner loops.</p> <p>Leave the II field blank since the design tries to target II as 1; i.e., it will try to optimize the loop to accept a new input for every cycle.</p> <p>You will find the directive written to the <i>directive.tcl</i> file under the <i>dct_prj</i> > <i>solution2</i> > <i>constraints</i> folder.</p> <pre>set_directive_pipeline "dct_1d/DCT_Inner_Loop"</pre>

Action with Description	Point of Emphasis and Key Takeaway
 <p>The screenshot shows the Vivado HLS Directive Editor. On the left, the Outline pane displays a project structure with nodes like <code>dct_1d</code>, <code>dct_coeff_table</code>, <code>DCT_Outer_Loop</code>, <code>DCT_Inner_Loop</code>, <code>dct_2</code>, <code>row_outbuf</code>, <code>col_outbuf</code>, <code>col_inbuf</code>, and <code>Row_DCT_Loop</code>. The <code>DCT_Inner_Loop</code> node is selected, and an "Insert Directive..." context menu is open. A red circle highlights this menu, and a red dotted arrow points from it to the "Vivado HLS Directive Editor" dialog box on the right. In the dialog box, the "Directive" dropdown menu is set to "PIPELINE", which is also circled in red. The "Destination" section has "Directive File" selected. The "Options" section includes a field for "II (optional):" and three checkboxes: "enable flushing (optional)", "enable loop rewinding (optional)", and "disable loop pipelining (optional)". The "OK" button is highlighted in blue.</p>	

Action with Description	Point of Emphasis and Key Takeaway
<ul style="list-style-type: none"> Similarly, apply the PIPELINE directive to the following loops: <ul style="list-style-type: none"> <i>Xpose_Row_Inner_Loop</i> of the <i>dct_2d</i> function <i>Xpose_Col_Inner_Loop</i> of the <i>dct_2d</i> function <i>RD_Loop_Col</i> of the <i>read_data</i> function <i>WR_Loop_Col</i> of the <i>write_data</i> function 	<p>The Directive tab should look like the figure below after you finish applying the PIPELINE directive.</p>  <p>The screenshot shows the Directive tab with a tree view of the code. The following loops have the '% HLS PIPELINE' directive applied to them, as indicated by the red circles:</p> <ul style="list-style-type: none"> <i>dct_1d</i> <ul style="list-style-type: none"> <i>dct_coeff_table</i> <i>DCT_Inner_Loop</i> <i>dct_2d</i> <ul style="list-style-type: none"> <i>row_outbuf</i> <i>col_outbuf</i> <i>col_inbuf</i> <i>Row_DCT_Loop</i> <i>Xpose_Row_Inner_Loop</i> <i>Col_DCT_Loop</i> <i>Xpose_Col_Inner_Loop</i> <i>read_data</i> <ul style="list-style-type: none"> <i>RD_Loop_Row</i> <i>RD_Loop_Col</i> <i>write_data</i> <ul style="list-style-type: none"> <i>WR_Loop_Row</i> <i>WR_Loop_Col</i> <i>dct</i> <ul style="list-style-type: none"> <i>input</i> <i>output</i> <i>buf_2d_in</i> <i>buf_2d_out</i>
<ul style="list-style-type: none"> Run C synthesis. 	<p>Once synthesis completes, the Synthesis report will open in the main viewing area.</p>

Action with Description	Point of Emphasis and Key Takeaway																																																		
<ul style="list-style-type: none">Compare the results of the two solutions (<i>solution1</i> and <i>solution2</i>).Select Project > Compare Reports. Add the reports you wish to compare.	<p>This allows you to compare the different optimizations of the project.</p> <p>You should see the comparison report as shown below.</p>																																																		
<div><div>Performance Estimates</div><div><div>Timing (ns)</div><table><tr><td>Clock</td><td></td><td>solution2</td><td>solution1</td></tr><tr><td>ap_clk</td><td>Target</td><td>10.00</td><td>10.00</td></tr><tr><td></td><td>Estimated</td><td>3.770</td><td>3.770</td></tr></table></div><div><div>Latency (clock cycles)</div><table><tr><td></td><td></td><td>solution2</td><td>solution1</td></tr><tr><td>Latency</td><td>min</td><td>1723</td><td>2935</td></tr><tr><td></td><td>max</td><td>1723</td><td>2935</td></tr><tr><td>Interval</td><td>min</td><td>1723</td><td>2935</td></tr><tr><td></td><td>max</td><td>1723</td><td>2935</td></tr></table></div></div> <div><div>Utilization Estimates</div><table><tr><td></td><td>solution2</td><td>solution1</td></tr><tr><td>BRAM_18K</td><td>5</td><td>5</td></tr><tr><td>DSP48E</td><td>1</td><td>1</td></tr><tr><td>FF</td><td>223</td><td>246</td></tr><tr><td>LUT</td><td>1211</td><td>964</td></tr><tr><td>URAM</td><td>0</td><td>0</td></tr></table></div>		Clock		solution2	solution1	ap_clk	Target	10.00	10.00		Estimated	3.770	3.770			solution2	solution1	Latency	min	1723	2935		max	1723	2935	Interval	min	1723	2935		max	1723	2935		solution2	solution1	BRAM_18K	5	5	DSP48E	1	1	FF	223	246	LUT	1211	964	URAM	0	0
Clock		solution2	solution1																																																
ap_clk	Target	10.00	10.00																																																
	Estimated	3.770	3.770																																																
		solution2	solution1																																																
Latency	min	1723	2935																																																
	max	1723	2935																																																
Interval	min	1723	2935																																																
	max	1723	2935																																																
	solution2	solution1																																																	
BRAM_18K	5	5																																																	
DSP48E	1	1																																																	
FF	223	246																																																	
LUT	1211	964																																																	
URAM	0	0																																																	
<ul style="list-style-type: none">What is the worst-case latency of the design?	Answer: 1723																																																		
<ul style="list-style-type: none">Go to the Utilization Estimates section and note the number of DSP48E and block RAMs used to implement <i>solution2</i>.	Answer: Number of BRAM_18K: 5 Number of DSP48E: 1																																																		
<ul style="list-style-type: none">Double-click dct_2d_csynth.rpt to open the Synthesis report available under the <i>dct_prj > solution2 > syn > report</i> folder in the Explorer pane.	What is the worst-case latency of the <i>dct_2d</i> function? Answer: 1590																																																		

Action with Description	Point of Emphasis and Key Takeaway
<ul style="list-style-type: none"> Similarly, open the dct_1d2_csynth.rpt file under the <i>dct_prj > solution2 > syn > report</i> folder in the Project Explorer pane. 	<p>What is the worst-case latency of the <i>dct_1d</i> function?</p> <p>Answer: 89</p>
<p>Note that the design latency and throughput (Interval) are improved with the application of the PIPELINE directive.</p>	
<ul style="list-style-type: none"> Create a new solution named <i>solution3</i>. Accept the default settings and click Finish. 	<p>Moving the PIPELINE directive from the inner loop to the outer loop of <i>dct_1d</i> will lead to more parallelism of the multiply and add operations.</p> <p>That is, eight (8) multiply and add operations are performed concurrently, thus minimizing the number of cycles required to compute each value in the output array.</p>
<ul style="list-style-type: none"> Delete the PIPELINE directive from <i>DCT_Inner_Loop</i> of the <i>dct_1d</i> function. 	<p>Delete the inner loop pipeline and apply the PIPELINE directive from the outer loop.</p>
	

Action with Description	Point of Emphasis and Key Takeaway																																																		
<ul style="list-style-type: none">Apply the PIPELINE directive on <i>DCT_Outer_Loop</i> of the <i>dct_1d</i> function.																																																			
<ul style="list-style-type: none">Run C synthesis. It is safe to ignore the warnings if any.	Once synthesis completes, the Synthesis report will open in the main viewing area.																																																		
<ul style="list-style-type: none">Compare the results of the two solutions (<i>solution2</i> and <i>solution3</i>).	You should see the comparison report as shown below.																																																		
<div data-bbox="568 1050 1063 1680"><h3>Performance Estimates</h3><div><div>Timing (ns)</div><table><tr><td>Clock</td><td></td><td>solution3</td><td>solution2</td></tr><tr><td>ap_clk</td><td>Target</td><td>10.00</td><td>10.00</td></tr><tr><td></td><td>Estimated</td><td>7.769</td><td>3.770</td></tr></table></div><div><div>Latency (clock cycles)</div><table><tr><td></td><td></td><td>solution3</td><td>solution2</td></tr><tr><td>Latency</td><td>min</td><td>843</td><td>1723</td></tr><tr><td></td><td>max</td><td>843</td><td>1723</td></tr><tr><td>Interval</td><td>min</td><td>843</td><td>1723</td></tr><tr><td></td><td>max</td><td>843</td><td>1723</td></tr></table></div><h3>Utilization Estimates</h3><table><tr><td></td><td>solution3</td><td>solution2</td></tr><tr><td>BRAM_18K</td><td>5</td><td>5</td></tr><tr><td>DSP48E</td><td>8</td><td>1</td></tr><tr><td>FF</td><td>491</td><td>223</td></tr><tr><td>LUT</td><td>1364</td><td>1211</td></tr><tr><td>URAM</td><td>0</td><td>0</td></tr></table></div>		Clock		solution3	solution2	ap_clk	Target	10.00	10.00		Estimated	7.769	3.770			solution3	solution2	Latency	min	843	1723		max	843	1723	Interval	min	843	1723		max	843	1723		solution3	solution2	BRAM_18K	5	5	DSP48E	8	1	FF	491	223	LUT	1364	1211	URAM	0	0
Clock		solution3	solution2																																																
ap_clk	Target	10.00	10.00																																																
	Estimated	7.769	3.770																																																
		solution3	solution2																																																
Latency	min	843	1723																																																
	max	843	1723																																																
Interval	min	843	1723																																																
	max	843	1723																																																
	solution3	solution2																																																	
BRAM_18K	5	5																																																	
DSP48E	8	1																																																	
FF	491	223																																																	
LUT	1364	1211																																																	
URAM	0	0																																																	
Notice that throughput and latency are improved. With the PIPELINE directive applied on the outer loop, the inner loop automatically unrolls, which results in more resource utilization compared to <i>solution2</i> .																																																			

Summary

The PIPELINE directive inserts pipeline registers in the generated RTL to improve the latency of the design. When it was applied on the outer loop, it automatically unrolled the inner loops and inserted the required pipeline registers in the design. By applying this directive properly, you can increase the throughput of the design.

In this demo, you learned how to apply the PIPELINE directive and observed its impact on a design.

References:

- Supporting materials
 - *Vivado Design Suite Tutorial: High-Level Synthesis* (UG871)
 - *Vivado Design Suite User Guide: High-Level Synthesis* (UG902)