Stephen Wozniak Apple Computer 20863 Stevens Creek Blvd, B3C Cupertino CA 95014

SWEET16: The 6502 Dream Machine

While writing Apple BASIC for a 6502 microprocessor I repeatedly encountered a variant of Murphy's Law. Briefly stated, any routine operating on 16 bit data will require at least twice the code that it should. Programs making extensive use of 16 bit pointers (such as compilers, editors and assemblers) are included in this category. In my case, even the addition of a few double byte instructions to the 6502 would have only slightly alleviated the problem. What I really needed was a hybrid of the MOS Technology 6502 and RCA 1800 architectures, a powerful 8 bit data handler complemented by an easy to use processor with an abundance of 16 bit registers and excellent pointer capability. My solution was to implement a nonexistent 16 bit "metaprocessor" in software, interpreter style, which I call SWEET16. This metaprocessor was sketched at the end of my article in May 1977 BYTE. and the purpose of this article is to fill in the details of SWEET16.

SWEET16 is based around sixteen 16 bit

	303 305	B9 00 0 C9 CD D0 09 20 00 0		LDA CMP BNE JSR	IN, Y "M" NOMOVE SW16	Get a char. "M" for move? No, skip move. Yes, call SWEET16. R1 holds source address. R2 holds dest. address. Decrement length. Loop until done. Return to 6502 mode. "E" char? Yes, exit. No, continue.
	30A 30B 30C 30D 30F	52 F3 07 FB	MLOOP	ST DCR BNZ RTN	@R1 @R2 R3 MLOOP	
		C9 C5 D0 13 C8	NOMOVE	CMP BEQ INY	EXIT	

Note: Registers A, X, Y, P and S are not disturbed by SWEET16.

Listing 1: Use of SWEET16 within an assembly language program is accomplished by executing a subroutine call to the SWEET16 entry point (address 307 here). This call preserves the processor registers at the time of entry and begins interpretive execution. End of interpretive execution is signaled by a RTN operation code of SWEET16, at which point all the processor registers will be restored.

registers called R0 to R15, actually implemented as 32 memory locations. R0 doubles as the SWEET16 accumulator (ACC), R15 as the program counter (PC), and R14 as the status register. R13 holds compare instruction results and R12 is the subroutine return stack pointer if SWEET16 subroutines are used. All other SWEET16 registers are at the user's unrestricted disposal.

SWEET16 instructions fall into register and nonregister categories. The register operations specify one of the 16 registers to be used as either a data element or a pointer to data in memory depending on the specific instruction. For example, the instruction INR R5 uses R5 as data and ST @R7 uses R7 as a pointer to data in memory. Except for the SET instruction, register operations only require one byte. The nonregister operations are primarily 6502 style branches with the second byte specifying a ±127 byte displacement relative to the address of the following instruction. If a prior register operation result meets a specified branch condition, the displacement is added to SWEET16's program counter, effecting a

SWEET16 is intended as a 6502 enhancement package, not a stand alone processor. A 6502 program switches to SWEET16 mode with a subroutine call, and subsequent code is interpreted as SWEET16 instructions. The nonregister operation RTN returns the user program to the 6502's direct execution mode after restoring the internal register contents (A, X, Y, P and S). The example of listing 1 illustrates how to use SWEET16 in some program segment.

Instruction Descriptions

The SWEET16 op code list is short and uncomplicated. Excepting relative branch displacements, hand assembly is trivial. All register op codes are formed by combining two hexadecimal digits, one for the op code and one to specify a register. For example,

op codes 15 and 45 both specify register RS while codes 23, 27 and 29 are all ST (store) operations. Most register operations of SWEET16 are assigned to numerically adjacent pairs to facilitate remembering them. Thus LD and ST are op codes 2n and 3n respectively, while LD @ and ST @ are codes 4n and 5n.

Operation codes 00 to 0C (hexadecimal) are assigned to the 13 nonregister operations. Except for RTN (op code 0), BK (0A), and RS (B), the nonregister operations are 6502 style relative branches. The second byte of a branch instruction contains a ±127 byte displacement value (in two's complement form) relative to the address of the instruction immediately following the branch. If a specified branch condition is met by the prior register operation result, the displacement is added to the program counter effecting a branch. Except for BR (Branch always) and BS (Branch to Subroutine), the branch operation codes are assigned in complementary pairs, rendering them easily remembered for hand coding. For example, Branch if Plus and Branch if Minus are op codes 04 and 05, while Branch if Zero and Branch if NonZero are op codes 06 and 07.

Theory of Operation

SWEET16 execution mode begins with a subroutine call to SW16 (see listing 2, an assembly of SWEET16). The user must insure that the 6502 is in hexadecimal mode upon entry. For those unfamiliar with the 6502, arithmetic is either decimal or hexadecimal (binary) depending on a programmable flag. . .CH] All 6502 registers are saved at this time, to be restored when a SWEET16 RTN instruction returns control to the 6502. If you can tolerate indefinite 6502 register contents upon exit, approximately 30 µs may be saved by entering SWEET16 at location SW16 + 3. Because this might cause an inadvertent switch from hexadecimal to decimal mode, it is advisable to enter at SW16 the first time through.

After saving the 6502 registers, SWEET16 initializes its program counter (R15) with the subroutine return address off the 6502 stack. SWEET16's program counter points to the location preceding the next instruction to be executed. Following the subroutine call are 1 byte, 2 byte, or 3 byte long SWEET16 instructions, stored in ascending

Listing 2: SWEET16 assembly. The SWEET16 program, assembled to reside at location 800 hexadecimal, is presented by this listing. The primary entry point is at the beginning, location SW16. An alternate entry point if there is no need to save processor registers is at location 803 in this assembly, SW16+3.

11-18	4.8		Time	HAY	9u 12, 1977	EE716 11	NTESPRETE	,
				00002		T-11 0	eruno .	
				000004	· MACHI	SE INTE	SEUDO .	
				02200	. APPLE	HOENE	AN :	
				eeees				
				02009	******	*******		PATRI
				00011	201.	EPZ	5 INTERPRI 50 51	L) L-
				88812	98H 114K	205	\$10 \$10	
				00814	RISL			
				91888	\$16PAG	EPE EQU	51F 5F7	
anaa.	-		an.	00017	5916		53323	PRESERVE 6589 RLG CONTENT
8583:	46			86619		PLA		
250 kg	68	IE		88828		FLA	R15L	INIT SMEETIG PC FROM RETURN
08071	65	1F		00002		STA	R15H	ADDRESS
69861	28	89	88	00023	SV168	JSR	SW160 SW168	INTERPRET AND EXECUTE ONE SWEETIG INSTR-
coor:	26	12		20025	5V16C	ENG	RISL	
08131		#2 1F		00026		INC	5V16D #15H	INCR SWEET16 PG FOR FETCH
86 15c 86 17c	49			66520	SVIGD	LDA	#516PAG	
2616:	46	00		88829		PHA L DV	+10	PUSH ON STACK FOR RTS
26 LA1	BL	10		6660:		LDY	CRISLANY	FETCH INSTR MASK REG SPECIFICATION
281C:	29 8A	er		00032		ASL	A	MASK REG SPECIFICATION DOUBLE FOR 2-BYTE REG'S
estr:	88			00034		TAX		TO X-REG FOR INDEXING
#62#+ #621+	51	18		00035		1.SR 8.09	A CRESS, S. V.	MOV HAVE ORCODE
46231	FØ	ØB.		88837		BEG	TOBR	MOW HAVE OPCODE IF SEND THEN MON-REG OF
88251	86	10		00038		STX	8148	INDICATE PRIDA MESULT REG
2027: 2028:	88			88839		L58 L58	A	OPCODE-2 TO LSB'S
19939	AA.			cent		1.58		
282A1	84	50	on	00842 00843		LDA	GPTBL-2.	TO Y-RES FOR INDEXING Y LOY-CROEN ACR SYTE
gnor:	48			00044		PHA		OMTO STACK
082F1 08301 08321	68	10		00045	товн	RTS		SOTO REG-OF MOUTINE
69351	DØ	82		BERAT		SWE	#15L T08H2 RISK	INCR PC
28341	26	15		00240	TOBRS	INC	R15H	
86391	AR	2.8	40	00050	TOBER	PHA	BRTBL+X	LOW-ORDER ADP BYTE ONTO STACK FOR NON-RES OF
68.3 A c	0.3	10		88851		LDA	RIAH A	"PRIOR RESULT PEG" INDEX PREPARE CARRY FOR BC. BNC
863C:	44			00052		STS.	A	PREPARE CARRY FOR BC, BNC SOTO NON-REG OF ROUTINE
13098	68				RITHS	PLA		POP RETURN ADDRESS
85321	68	430		西西西东 东		PLA		
2842t	60	18	92	88856 88857		Just	RESTORE	RESTORE 6502 REG CONTENTS RETURN TO 6502 CODE VIA P RIGH-DROER BYTE OF CONST
2846c	DI	3E		00055	SETE	LDA	(RISLIEY	MIGH-DROER BYTE OF CONST
2648: 054A:	95	er		02059		STA	BBH-X	
8548t				02261		LDA	CR156-3-Y	LOW-ORDER BYTE OF CONSTANT
084D:	95	èè		20000		STA	BBT *X	Y-REG CONTAINS I
88581	38			88864		SEC		
88511	65	1E		00065		ADC STA	R154 R154	ADD 2 TO PC
28531 28551 28571	90	82		70959		BCC	SETS	
88571 8857t	50	15		88868	erwo.	BIS	R158	
265A:	79 78			00071	OPTRL.		SET-I	£1X3
10205	78			08871	BRTBL.	DOED	RTM-1	(0)
285C1 885D1	14			00073		DVB	LD=1 BR-1	(1)
885E1	84			02074		DFD	57=1	0.3003
865F1	90			00075		DEB	ENC-1	(2)
2551:	26			22277				(3)
2063t				00075		DFB	STAT- 1 80-1	(5X) (4)
8864t 8865t	35			02200		DFD	LODAT-1	C6X3
08664	CB			02082		DVB	STDAT-1	(7X)
88671	37			66563		DFD	EE - 1	(6)
20601 26691 256A1	48			000004		DA.B	POP-1 BME-1	(8x) (7)
255At	0.0			00006		29'B	STRAT-1	(92)
#86C1	FC			92682		DEB	BM (-) ADD- I BMH (-)	(AX)
286Dt.	54			02220		DFB	BHH 1 - 1	(9) (BOE)
256E:				02001		DFB	DK-1	(A)
8678±	AA			00092		DFB	PGPD- 1 RS-1	(00)
	37			88899		DE9	con-t	< por>
46721	8.7							
86721 86731 86741	ga.			00095		DFB		(C) (Ex)