
Table 1:

SWEET16 OP CODE SUMMARY

		Reg	ister Ops		No	nregister Ops
				00	RTN	(Return to 6502 mode)
1n	SET	Bn	Constant (Set)	01	BR ea	(Branch always)
2n	LD	Rn	(Load)	02	BNC ea	(Branch if No Carry)
3n	ST	Rn	(Store)	03	BC ea	(Branch if Carry)
4n	LD	@Rn	(Load indirect)	04	BP ea	(Branch if Plus)
5n	ST	@An	(Store indirect)	05	BM ea	(Branch if Minus)
6n	LDD	@Rn	(Load double indirect)	06	BZ ea	(Branch if Zero)
7n	STD	@Rn	(Store double indirect)	07	BNZ ea	(Branch if NonZero)
8n	POP	@Rn	(Pop indirect)	80	BM1 ea	(Branch if Minus 1)
9n	STP	@Rn	(Store pop indirect)	09	BNM1 ea	(Branch if Not Minus 1)
An	ADD	Rn	(Add)	OA	BK ea	(Break)
Bn	SUB	Rn	(Sub)	OB	RS	(Return from Subroutine)
Cn	POPD	@Rn	(Pop double indirect)	OC:	BS ea	(Branch to Subroutine)
Dn	CPR	Rn	(Compare)	OD		(Unassigned)
En	INR	Bn	(Increment)	0E		(Unassigned)
P	nen	65-	(Parameter)	O.E.		Alternation and

SWEET16 Operation Code Summary: Table 1 summarizes the list of SWEET16 operation codes, which are explained in further detail one by one in the descriptions which follow the table. The program of listing 2 implements the execution of these interpretive codes after a call to the entry point SW16. Return to the calling program and normal noninterpretive operation is accomplished with the RTN mnemonic of SWEET16.

SWEET16 - REGISTER OPERATIONS



SET R5, A034 LD R5

ACC now contains A034

in the specified register and can be sensed by subsequent branch instructions since the register specification is saved in the high order byte of R14. This specification is changed to indicate R0 (ACC) for ADD and SUB instructions and R13 for the CPR (compare) instruction.

Normally the high order R14 byte holds the "prior result register" index times 2 to account for the 2 byte SWEET16 registers. and thus the least significant bit is zero. If ADD, SUB or CPR instructions generate carries, then this index is incremented, setting the least significant bit, which becomes a carry flag.

The SET instruction increments the program counter twice, picking up data bytes for the specified register. In accordance with 6502 convention, the low order data byte precedes the high order byte.

Most SWEET16 nonregister operations are relative branches. The corresponding subroutines determine whether or not the "prior result" meets the specified branch condition and if so update the SWEET16 program counter by adding the displacement value (-128 to +127 bytes).

The RTN operation restores the 6502 register contents, pops the subroutine return stack and jumps indirect through the SWEET16 program counter register. This transfers control to the 6502 at the instruction immediately following the RTN instruction.

The BK operation actually executes a 6502 break instruction (BRK), transferring control to the interrupt handler.

Any number of subroutine levels may be implemented within SWEET16 code via the BS (Branch to Subroutine) and RS (Return from Subroutine) instructions. The user must initialize and otherwise not disturb R12 if the SWEET16 subroutine capability is used since it is utilized as the automatic subroutine return stack pointer.

Memory Allocation and User Modifications

The only storage that must be allocated for loca reg regi 650 don con sub rou zer PSAV

Text continued on page 159

ST Rn 3 n (Store) The ACC IROI is stored into Rn and branch conditions set according to the data transferred. The carry is cleared and the ACC contents are not disturbed.

4 n LD@Rn (Load indirect)

The low order ACC byte is loaded from the memory location whose address resides in Rn, and the high order ACC byte is cleared. Branch conditions reflect the final ACC contents which will always be positive and never minus 1. The carry is cleared. After the transfer. Bn is incremented by 1.

Example: 15 34 A0 SET R5, A034

ST

LD @R5

ACC is loaded from memory location A034 and R5 is incremented to A035.

The low order ACC byte is

the high order byte from location A035, R5 is incre-

Load pointers R5 and R6

are incremented by 2.

with A034 and 9022. Move

double byte from locations A034 and A035 to locations

9022 and 9023. Both pointers

mented to A036.

loaded from location A034,

(Store double byte indirect)

Copy the contents of R5 to R6.

STØRn 5 n (Store indirect)

The low order ACC byte is stored into the memory location whose address resides in Rn. Branch conditions reflect the 2 byte ACC contents. The carry is cleared. After the transfer. An is incremented by 1

25 36

15 34 A0	SET	R5, A034	Load pointers R5 and R6
16 22 90	SET	R6, 9022	with A034 and 9022.
45	LD 6	PR5	Move a byte from location
56	ST 6	3R6	A034 to location 9022. Both
			pointers are incremented

6 n (Load double byte indirect)

The low order ACC byte is loaded from the memory location whose address resides in Rn, and Rn is then incremented by 1. The high order ACC byte is loaded from the memory location whose address resides in the (incremented) Rn and Rn is again incremented by 1. Branch conditions reflect the final ACC contents. The carry is cleared.

The low order ACC byte is stored into the memory location whose address resides in

Rn, and Rn is then incremented by 1. The high order ACC byte is stored into the memory location whose address resides in (the incremented) Rn and Rn is again

R5, A034 R6, 9022

ncremented by 1. Branch conditions reflect the ACC contents which are not dis-

A034

SET R5, A034

LDD @R5

SET

LDD @R5 STD @R6

Example 15 34 AO

turbed. The carry is cleared.

Example:

15 34 A0

16 22 90

65 76

the only storage that must be anocated
SWEET16 variables are 32 consecutive
ations in page zero for the SWEET16
isters, four locations to save the 6502
ister contents, and a few levels of the
02 subroutine return address stack. If you
n't need to preserve the 6502 register
itents, delete the SAVE and RESTORE
routines and the corresponding sub-
tine calls. This will free the four page
o locations ASAV, XSAV, YSAV and

You may wish to add some of your own

FINALLY

A State-of-the-Art **Tool For Learning** Software Design.

And at an affordable price. The Modu-Learn™ home study course from Logical Services.

Now you can learn microcomputer programming in ten comprehensible lessons. At home. In your own time. At your own pace.

You learn to solve complex problems by breaking them down into easily programmed modules. Prepared by professional design engineers, the Modu-Learn™ course presents systematic software design techniques. structured program design, and practical examples from real 8080A micro-computer applications. All in a modular sequence of 10 lessons . . more than 500 pages, bound into one practical notebook for easy reference. You get diverse examples, problems. and solutions. With thorough background material on micro-computer architecture, hardware/software tradeoffs, and useful reference tables. All for only \$49.95.

For \$49.95 you learn design techniques that make software work for you. Modu-Learn™ starts with the basics. Our problem-solution approach enables you to "graduate" as a programmer.

See Modu-Learn™ at your local com puter store or order now using the coupon below.

Please send the					
me to examine.	Enclos	sed	is 5	49.9	
\$2.00 postage	and	1 1	and	ling)	Of
Mastercharge/B	ankar	mer	icar	d au	thori

City:State:	0
Name:Address:State: Card #State:	
Expiration date:	
Signature:	

711 Stierlin Road Mountain View, CA 94043 £(415) 965-8365 =

GI SERVICES INCORPORATED

BYTE November 1977 155

25

Example

15 34 A0