



Silvie2000 Update README.md



 1 contributor

Raw

Blame



131 lines (98 sloc) | 4.18 KB

# 1. Preparation tasks

## 2-bit comparator truth table

Dec. equivalent	B[1:0]	A[1:0]	B > A	B = A	B < A
0	0 0	0 0	0	1	0
1	0 0	0 1	0	0	1
2	0 0	1 0	0	0	1
3	0 0	1 1	0	0	1
4	0 1	0 0	1	0	0
5	0 1	0 1	0	1	0
6	0 1	1 0	0	0	1
7	0 1	1 1	0	0	1
8	1 0	0 0	1	0	0
9	1 0	0 1	1	0	0
10	1 0	1 0	0	1	0

Dec. equivalent	B[1:0]	A[1:0]	B > A	B = A	B < A
11	1 0	1 1	0	0	1
12	1 1	0 0	1	0	0
13	1 1	0 1	1	0	0
14	1 1	1 0	1	0	0
15	1 1	1 1	0	1	0

## Canonical SoP and Pos

$$equal_{SoP}^{canon.} = (\overline{b_1} \cdot \overline{b_0} \cdot \overline{a_1} \cdot \overline{a_0}) + (\overline{b_1} \cdot b_0 \cdot \overline{a_1} \cdot a_0) + (b_1 \cdot \overline{b_0} \cdot a_1 \cdot \overline{a_0}) + (b_1 \cdot b_0 \cdot a_1 \cdot a_0)$$

$$less_{PoS}^{canon.} = (b_1 + b_0 + a_1 + a_0) \cdot (b_1 + \overline{b_0} + a_1 + a_0) \cdot (b_1 + \overline{b_0} + a_1 + \overline{a_0}) \cdot (\overline{b_1} + b_0 + a_1 + a_0) \cdot (\overline{b_1} + b_0 + a_1 + \overline{a_0}) \cdot (\overline{b_1} + b_0 + \overline{a_1} + a_0) \cdot (\overline{b_1} + \overline{b_0} + a_1 + a_0) \cdot (\overline{b_1} + \overline{b_0} + a_1 + \overline{a_0}) \cdot (\overline{b_1} + \overline{b_0} + \overline{a_1} + a_0) \cdot (\overline{b_1} + \overline{b_0} + \overline{a_1} + \overline{a_0})$$

## 2. 2-bit comparator

### Karnaugh maps

B equals A

B1 B0 \ A1 A0					
		00	01	11	10
B1 B0	00	<sup>0</sup> <b>1</b>	<sup>1</sup> <b>0</b>	<sup>3</sup> <b>0</b>	<sup>2</sup> <b>0</b>
	01	<sup>4</sup> <b>0</b>	<sup>5</sup> <b>1</b>	<sup>7</sup> <b>0</b>	<sup>6</sup> <b>0</b>
	11	<sup>12</sup> <b>0</b>	<sup>13</sup> <b>0</b>	<sup>15</sup> <b>1</b>	<sup>14</sup> <b>0</b>
	10	<sup>8</sup> <b>0</b>	<sup>9</sup> <b>0</b>	<sup>11</sup> <b>0</b>	<sup>10</sup> <b>1</b>

B is greater than A

B1 B0 \ A1 A0					
		00	01	11	10
B1 B0	00	<sup>0</sup> <b>0</b>	<sup>1</sup> <b>0</b>	<sup>3</sup> <b>0</b>	<sup>2</sup> <b>0</b>
	01	<sup>4</sup> <b>1</b>	<sup>5</sup> <b>0</b>	<sup>7</sup> <b>0</b>	<sup>6</sup> <b>0</b>
	11	<sup>12</sup> <b>1</b>	<sup>13</sup> <b>1</b>	<sup>15</sup> <b>0</b>	<sup>14</sup> <b>1</b>
	10	<sup>8</sup> <b>1</b>	<sup>9</sup> <b>1</b>	<sup>11</sup> <b>0</b>	<sup>10</sup> <b>0</b>

B is less than A

A1 A0					
B1 B0		00	01	11	10
		0	1	3	2
	00	0	1	1	1
	01	4	5	7	6
	11	12	13	15	14
	10	8	9	11	10

### PoS and SoP function

A1 A0		PoS			
B1 B0		00	01	11	10
		0	1	3	2
	00	0	1	1	1
	01	4	5	7	6
	11	12	13	15	14
	10	8	9	11	10

A1 A0		SoP			
B1 B0		00	01	11	10
		0	1	3	2
	00	0	0	0	0
	01	4	5	7	6
	11	12	13	15	14
	10	8	9	11	10

$$greater_{SoP}^{min.} = (b_1 \cdot \overline{a_1}) + (b_1 \cdot b_0 \cdot \overline{a_0}) + (b_0 \cdot \overline{a_1} \cdot \overline{a_0})$$

$$less_{PoS}^{min.} = (\overline{b_1} + a_1) \cdot (\overline{b_0} + a_1) \cdot (\overline{b_1} + \overline{b_0}) \cdot (a_1 + a_0) \cdot (\overline{b_1} + a_0)$$

## EDA Playground

<https://www.edaplayground.com/x/wsRa>

### 3. 4-bit binary comparator

#### VHDL architecture ( design.vhd )

```
architecture Behavioral of comparator_2bit is

begin
    B_less_A_o          <= '1' when (b_i < a_i) else '0';
    B_greater_A_o       <= '1' when (b_i > a_i) else '0';
    B_equals_A_o        <= '1' when (b_i = a_i) else '0';
end architecture Behavioral;
```

#### VHDL stimulus process ( testbench.vhd )

```
p_stimulus : process
begin

    -- Report a note at the begining of stimulus process
    report "Stimulus process started" severity note;

    -- First test values
    s_b <= "0000"; s_a <= "0000"; wait for 100 ns;

    -- Expected output
    assert ((s_B_greater_A = '0') and (s_B_equals_A = '1') and (s_B_l

    -- If false, then report an error
    report "Test failed for input combination: 0000, 0000" severity e

    -- WRITE OTHER TESTS HERE
    s_b <= "0000"; s_a <= "0001"; wait for 100 ns;
    assert ((s_B_greater_A = '0') and (s_B_equals_A = '0') and (s_B_l
    report "Test failed for input combination: 0000, 0001" severity e

    s_b <= "0000"; s_a <= "0010"; wait for 100 ns;
    assert ((s_B_greater_A = '0') and (s_B_equals_A = '0') and (s_B_l
    report "Test failed for input combination: 0000, 0010" severity e

    s_b <= "0000"; s_a <= "0011"; wait for 100 ns;
    assert ((s_B_greater_A = '0') and (s_B_equals_A = '0') and (s_B_l
    report "Test failed for input combination: 0000, 0011" severity e

    s_b <= "0000"; s_a <= "0100"; wait for 100 ns;
    assert ((s_B_greater_A = '0') and (s_B_equals_A = '0') and (s_B_l
    report "Test failed for input combination: 0000, 0100" severity e
```

```

s_b <= "0000"; s_a <= "0101"; wait for 100 ns;
assert ((s_B_greater_A = '0') and (s_B_equals_A = '0') and (s_B_l
report "Test failed for input combination: 0000, 0101" severity €

s_b <= "0000"; s_a <= "0110"; wait for 100 ns;
assert ((s_B_greater_A = '0') and (s_B_equals_A = '0') and (s_B_l
report "Test failed for input combination: 0000, 0110" severity €

s_b <= "0000"; s_a <= "0111"; wait for 100 ns;
assert ((s_B_greater_A = '0') and (s_B_equals_A = '0') and (s_B_l
report "Test failed for input combination: 0000, 0111" severity €

s_b <= "0000"; s_a <= "1000"; wait for 100 ns;
assert ((s_B_greater_A = '0') and (s_B_equals_A = '0') and (s_B_l
report "Test failed for input combination: 0000, 1000" severity €

s_b <= "0000"; s_a <= "1001"; wait for 100 ns;
assert ((s_B_greater_A = '0') and (s_B_equals_A = '0') and (s_B_l
report "Test failed for input combination: 0000, 1001" severity €

-- chyba
s_b <= "0000"; s_a <= "1010"; wait for 100 ns;
assert ((s_B_greater_A = '0') and (s_B_equals_A = '1') and (s_B_l
report "Test failed for input combination: 0000, 1010" severity €

-- Report a note at the end of stimulus process
report "Stimulus process finished" severity note;
wait;
end process p_stimulus;

```

## Simulator console output

```

[2021-02-23 10:20:02 EST] ghdl -i design.vhd testbench.vhd && ghdl -m tb_comparator_2bit && ghdl -r tb_comparator_2bit --vcd=dump.vcd && sed -i 's/\U/X/g; s/\^-/X/g; s/\H/I/g;
analyze design.vhd
analyze testbench.vhd
elaborate tb_comparator_2bit
testbench.vhd:51:9:00ms:(report note): Stimulus process started
testbench.vhd:84:9:0600ns:(report note): Stimulus process finished
Finding VCD file...
./dump.vcd
[2021-02-23 10:20:02 EST] Opening EPWave...
Done

```

## EDA Playground

<https://www.edaplayground.com/x/J9UL>