



Silvie2000 Update README.md



👤 1 contributor

Raw

Blame




329 lines (283 sloc) | 11.7 KB

1. Preparation tasks

Completed state table

| | | | | | | | | | | | | |
|-------------|---|---|---|---|---|---|---|---|---|---|---|---|
| Input P | 0 | 0 | 1 | 1 | 0 | 1 | 0 | 1 | 1 | 1 | 1 | 0 |
| Clock | ↑ | ↑ | ↑ | ↑ | ↑ | ↑ | ↑ | ↑ | ↑ | ↑ | ↑ | ↑ |
| State | A | A | B | C | C | D | A | B | C | D | B | B |
| Output R | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 0 |


Connection of RGB LEDs on Nexys A7 board and completed table



| RGB LED | Artix-7 pin names | Red | Yellow | Green |
|---------|-------------------|-------|--------|-------|
| LD16 | N15, M16, R12 | 1,0,0 | 1,1,0 | 0,1,0 |
| LD17 | N16, R11, G14 | 1,0,0 | 1,1,0 | 0,1,0 |

2. Traffic light controller

State diagram



VHDL code of sequential process p_traffic_fsm

```

p_traffic_fsm : process(clk)
begin
    if rising_edge(clk) then
        if (reset = '1') then          -- Synchronous reset
            s_state <= STOP1 ;          -- Set initial state
            s_cnt   <= c_ZERO;           -- Clear all bits
        elsif (s_en = '1') then
            -- Every 250 ms, CASE checks the value of the s_state
            -- variable and changes to the next state according
            -- to the delay value.
            case s_state is
            -- If the current state is STOP1, then wait 1 sec
            -- and move to the next GO_WAIT state.
            when STOP1 =>
                -- Count up to c_DELAY_1SEC
                if (s_cnt < c_DELAY_1SEC) then
                    s_cnt <= s_cnt + 1;
                else
                    -- Move to the next state
                    s_state <= WEST_GO;
                    -- Reset local counter value
                    s_cnt   <= c_ZERO;
                end if;
            when WEST_GO =>

```

```

if( s_cnt < c_DELAY_4SEC) then
    s_cnt <= s_cnt + 1;
else
    s_state <= WEST_WAIT;
    s_cnt <= c_ZERO;
end if;

when WEST_WAIT =>
    if (s_cnt <= c_DELAY_2SEC) then
        s_cnt <= s_cnt + 1;
    else
        s_state <= STOP2;
        s_cnt <= c_ZERO;
    end if;

when STOP2 =>
    if (s_cnt <= c_DELAY_1SEC) then
        s_cnt <= s_cnt + 1;
    else
        s_state <= SOUTH_GO;
        s_cnt <= c_ZERO;
    end if;

when SOUTH_GO =>
    if (s_cnt <= c_DELAY_4SEC) then
        s_cnt <= s_cnt + 1;
    else
        s_state <= SOUTH_WAIT;
        s_cnt <= c_ZERO;
    end if;

when SOUTH_WAIT =>
    if (s_cnt <= c_DELAY_2SEC) then
        s_cnt <= s_cnt + 1;
    else
        s_state <= STOP1;
        s_cnt <= c_ZERO;
    end if;

-- It is a good programming practice to use the
-- OTHERS clause, even if all CASE choices have
-- been made.
when others =>
    s_state <= STOP1;
end case;
end if; -- Synchronous reset
end if; -- Rising edge
end process p_traffic_fsm

```

VHDL code of combinatorial process p_output_fsm

```

p_output_fsm : process(s_state)
begin
    case s_state is
        when STOP1 =>
            south_o <= "100";    --red
            west_o  <= "100";    --red

        when WEST_GO =>
            south_o <= "100";    --red
            west_o  <= "010";    --green

        when WEST_WAIT =>
            south_o <= "100";    --red
            west_o  <= "110";    --orange

        when STOP2 =>
            south_o <= "100";    -- red
            west_o  <= "100";    -- red


        when SOUTH_GO =>
            south_o <= "010";    -- green
            west_o  <= "100";    -- red

        when SOUTH_WAIT =>
            south_o <= "110";    -- orange
            west_o  <= "100";    -- red

        when others =>
            south_o <= "100";
            west_o  <= "100";
    end case;
end process p_output_fsm;

```

###Screenshots of the simulation



3. Smart controller

State table


| Current state (00) | Direction South | Direction West |
|--------------------|-----------------|----------------|
| SOUTH_GO | green | red |
| WEST_GO | red | green |

| Current state (01) | Direction South | Direction West | Delay |
|--------------------|-----------------|----------------|-------|
| SOUTH_GO | green | red | 0 sec |
| SOUTH_WAIT | yellow | red | 2 sec |
| STOP1 | red | red | 1 sec |
| WEST_GO | red | green | |

| Current state (10) | Direction South | Direction West | Delay |
|--------------------|-----------------|----------------|-------|
| WEST_GO | red | green | 0 sec |
| WEST_WAIT | red | yellow | 2 sec |
| STOP2 | red | red | 1 sec |
| SOUTH_GO | green | red | |

| Current state (11) | Direction South | Direction West | Delay |
|--------------------|-----------------|----------------|-------|
| STOP1 | red | red | 1 sec |
| WEST_GO | red | green | 4 sec |
| WEST_WAIT | red | yellow | 2 sec |
| STOP2 | red | red | 1 sec |
| SOUTH_GO | green | red | 4 sec |
| SOUTH_WAIT | yellow | red | 2 sec |

State diagram



VHDL code of sequential process p_smart_traffic_fsm

```

p_smart_traffic_fsm : process(clk)
begin
  if rising_edge(clk) then
    if (reset = '1') then          -- Synchronous reset
      s_state <= STOP ;            -- Set initial state
      s_cnt  <= c_ZERO;           -- Clear all bits
    elsif (s_en = '1') then
      -- Every 250 ms, CASE checks the value of the s_state
      -- variable and changes to the next state according
      -- to the delay value.

      --NO CARS coming to fork
      if ( south_sensor = '0' and west_sensor = '0') then
        case s_state is

          when STOP =>
            s_state <= SOUTH_GO;

          when SOUTH_GO =>
            s_state <= SOUTH_GO;

          when SOUTH_WAIT =>
            if( s_cnt < c_DELAY_05SEC) then
              s_cnt <= s_cnt + 1/2;
            
```

```

    else
        s_state <= WEST_GO;
        s_cnt <= c_ZERO;
    end if;

when WEST_GO =>
    s_state <= WEST_GO;

when WEST_WAIT =>
    if( s_cnt < c_DELAY_05SEC) then
        s_cnt <= s_cnt + 1/2;
    else
        s_state <= SOUTH_GO;
        s_cnt <= c_ZERO;
    end if;
end case;

-- CAR coming from SOUTH
elsif ( south_sensor = '1' and west_sensor = '0') then
    case s_state is

        when STOP =>
            s_state <= SOUTH_GO;

        when SOUTH_GO =>
            s_state <= SOUTH_GO;

        when SOUTH_WAIT =>
            if( s_cnt < c_DELAY_05SEC) then
                s_cnt <= s_cnt + 1/2;
            else
                s_state <= STOP;
                s_cnt <= c_ZERO;
            end if;

        when WEST_GO =>
            if( s_cnt < c_DELAY_3SEC) then
                s_cnt <= s_cnt + 1;
            else
                s_state <= WEST_WAIT;
                s_cnt <= c_ZERO;
            end if;

        when WEST_WAIT =>
            if( s_cnt < c_DELAY_05SEC) then
                s_cnt <= s_cnt + 1/2;
            else
                s_state <= SOUTH_GO;
                s_cnt <= c_ZERO;
            end if;
    end case;

-- CARS coming from WEST
elsif ( south_sensor = '0' and west_sensor = '1') then
    case s_state is

```



```
when STOP =>
    s_state <= WEST_GO;

when WEST_GO =>
    s_state <= WEST_GO;

when SOUTH_WAIT =>
    if( s_cnt < c_DELAY_05SEC) then
        s_cnt <= s_cnt + 1/2;
    else
        s_state <= WEST_GO;
        s_cnt <= c_ZERO;
    end if;

when SOUTH_GO =>
    if( s_cnt < c_DELAY_3SEC) then
        s_cnt <= s_cnt + 1;
    else
        s_state <= SOUTH_WAIT;
        s_cnt <= c_ZERO;
    end if;

when WEST_WAIT =>
    if( s_cnt < c_DELAY_05SEC) then
        s_cnt <= s_cnt + 1/2;
    else
        s_state <= STOP;
        s_cnt <= c_ZERO;
    end if;
end case;

elsif ( south_sensor = '1' and west_sensor = '1') then
    case s_state is

        when STOP =>
            if( s_cnt < c_DELAY_2SEC) then
                s_cnt <= s_cnt + 1;
            else
                s_state <= WEST_GO;
                s_cnt <= c_ZERO;
            end if;

        when WEST_GO =>
            if( s_cnt < c_DELAY_3SEC) then
                s_cnt <= s_cnt + 1;
            else
                s_state <= WEST_WAIT;
                s_cnt <= c_ZERO;
            end if;

        when WEST_WAIT =>
            if( s_cnt < c_DELAY_05SEC) then
                s_cnt <= s_cnt + 1/2;
            else
```

```
        s_state <= SOUTH_GO;
        s_cnt <= c_ZERO;
    end if;

    when SOUTH_GO =>
        if( s_cnt < c_DELAY_3SEC) then
            s_cnt <= s_cnt + 1;
        else
            s_state <= SOUTH_WAIT;
            s_cnt <= c_ZERO;
        end if;

    when SOUTH_WAIT =>
        if( s_cnt < c_DELAY_05SEC) then
            s_cnt <= s_cnt + 1/2;
        else
            s_state <= STOP;
            s_cnt <= c_ZERO;
        end if;
    end case;

    end if;
end if; -- Synchronous reset
end if; -- Rising edge
end process p_smart_traffic_fsm;
```