
☐ Silvie2000 / Digital-electronics-1





Blame

329 lines (283 sloc) 11.7 KB


Raw

Completed state table

| Input P | 0 | 0 | 1 | 1 | 0 | 1 | 0 | 1 | 1 | 1 | 1 | 0 |
|-------------|---|---|---|---|---|---|---|---|---|---|---|---|
| Clock | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |
| State | Α | Α | В | С | С | D | Α | В | С | D | В | В |
| Output R | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 0 |
| 4 | | | | | | | • | | | | | |

Connection of RGB LEDs on Nexys A7 board and completed table


ů



| RGB LED | Artix-7 pin names | Red | Yellow | Green |
|---------|-------------------|-------|--------|-------|
| LD16 | N15, M16, R12 | 1,0,0 | 1,1,0 | 0,1,0 |
| LD17 | N16, R11, G14 | 1,0,0 | 1,1,0 | 0,1,0 |

2. Traffic light controller

State diagram



VHDL code of sequential process p_traffic_fsm

```
p_traffic_fsm : process(clk)
begin
    if rising_edge(clk) then
        if (reset = '1') then
                                     -- Synchronous reset
            s_state <= STOP1 ;</pre>
                                     -- Set initial state
            s_cnt <= c_ZERO;</pre>
                                     -- Clear all bits
        elsif (s_en = '1') then
-- Every 250 ms, CASE checks the value of the s_state
-- variable and changes to the next state according
-- to the delay value.
                 case s_state is
-- If the current state is STOP1, then wait 1 sec
-- and move to the next GO WAIT state.
            when STOP1 =>
            -- Count up to c DELAY 1SEC
                 if (s_cnt < c_DELAY_1SEC) then</pre>
                     s_cnt <= s_cnt + 1;
                else
                 -- Move to the next state
                     s_state <= WEST_GO;</pre>
                     -- Reset local counter value
                     s_cnt <= c_ZERO;</pre>
                 end if;
            when WEST GO =>
```

```
if( s_cnt < c_DELAY_4SEC) then</pre>
                              s_cnt <= s_cnt + 1;</pre>
                        else
                             s_state <= WEST_WAIT;</pre>
                              s_cnt <= c_ZERO;</pre>
                        end if;
                  when WEST_WAIT =>
                        if (s_cnt <= c_DELAY_2SEC) then</pre>
                             s_cnt <= s_cnt + 1;</pre>
                        else
                             s state <= STOP2;
                             s_cnt <= c_ZERO;</pre>
                        end if;
                  when STOP2 =>
                        if (s_cnt <= c_DELAY_1SEC) then</pre>
                             s_cnt <= s_cnt + 1;</pre>
                        else
                             s_state <= SOUTH_GO;</pre>
                             s_cnt <= c_ZERO;</pre>
                        end if;
                  when SOUTH_GO =>
                        if (s_cnt <= c_DELAY_4SEC) then</pre>
                             s_cnt <= s_cnt + 1;
                        else
                             s_state <= SOUTH_WAIT;</pre>
                             s_cnt <= c_ZERO;</pre>
                        end if;
                  when SOUTH_WAIT =>
                       if (s_cnt <= c_DELAY_2SEC) then</pre>
                           s_cnt <= s_cnt + 1;
                      else
                           s state <= STOP1;
                           s_cnt <= c_ZERO;</pre>
                      end if;
                  -- It is a good programming practice to use the
                  -- OTHERS clause, even if all CASE choices have
                  -- been made.
                  when others =>
                       s_state <= STOP1;</pre>
             end case;
         end if; -- Synchronous reset
    end if; -- Rising edge
end process p_traffic_fsm
```

VHDL code of combinatorial process p_output_fsm

```
p_output_fsm : process(s_state)
begin
    case s_state is
       when STOP1 =>
           south_o <= "100";
                              --red
           west_o <= "100";
                             --red
       when WEST_GO =>
           south_o <= "100";
                              --red
           west_o <= "010"; --green
       when WEST_WAIT =>
           south_o <= "100"; --red
           west_o <= "110"; --orange
       when STOP2 =>
           south_o <= "100"; -- red
           west_o <= "100"; -- red
       when SOUTH_GO =>
           south_o <= "010"; -- green
           west_o <= "100"; -- red
       when SOUTH_WAIT =>
           south_o <= "110"; -- orange
           west_o <= "100"; -- red
       when others =>
           south_o <= "100";
           west_o <= "100";
    end case;
end process p_output_fsm;
```

###Screenshots of the simulation



3. Smart controller

State table


| Current state (00) | Direction South | Direction West | | |
|--------------------|-----------------|----------------|--|--|
| SOUTH_GO | green | red | | |
| WEST_GO | red | green | | |

| Current state (01) | Direction South | Direction West | Delay |
|--------------------|-----------------|----------------|-------|
| SOUTH_GO | green | red | 0 sec |
| SOUTH_WAIT | yellow | red | 2 sec |
| STOP1 | red | red | 1 sec |
| WEST_GO | red | green | |

| Current state (10) | Direction South | Direction West | Delay |
|--------------------|-----------------|----------------|-------|
| WEST_GO | red | green | 0 sec |
| WEST_WAIT | red | yellow | 2 sec |
| STOP2 | red | red | 1 sec |
| SOUTH_GO | green | red | |

| Current state (11) | Direction South | Direction West | Delay |
|--------------------|-----------------|----------------|-------|
| STOP1 | red | red | 1 sec |
| WEST_GO | red | green | 4 sec |
| WEST_WAIT | red | yellow | 2 sec |
| STOP2 | red | red | 1 sec |
| SOUTH_GO | green | red | 4 sec |
| SOUTH_WAIT | yellow | red | 2 sec |

State diagram



VHDL code of sequential process p_smart_traffic_fsm

```
p_smart_traffic_fsm : process(clk)
begin
    if rising_edge(clk) then
        if (reset = '1') then
                                   -- Synchronous reset
            s state <= STOP;
                                  -- Set initial state
            s_cnt <= c_ZERO;</pre>
                                    -- Clear all bits
        elsif (s en = '1') then
            -- Every 250 ms, CASE checks the value of the s_state
            -- variable and changes to the next state according
            -- to the delay value.
            --NO CARS coming to fork
            if ( south_sensor = '0' and west_sensor = '0') then
                case s_state is
                     when STOP =>
                          s state <= SOUTH GO;
                     when SOUTH GO =>
                           s_state <= SOUTH_GO;</pre>
                     when SOUTH WAIT =>
                       if( s_cnt < c_DELAY_05SEC) then</pre>
                           s_cnt \le s_cnt + 1/2;
```

```
else
                s state <= WEST GO;
               s_cnt <= c_ZERO;</pre>
            end if;
          when WEST_GO =>
               s_state <= WEST_GO;</pre>
          when WEST_WAIT =>
            if( s_cnt < c_DELAY_05SEC) then</pre>
               s_cnt <= s_cnt + 1/2;
               s_state <= SOUTH_GO;</pre>
               s_cnt <= c_ZERO;</pre>
            end if;
         end case;
-- CAR coming from SOUTH
elsif ( south_sensor = '1' and west_sensor = '0') then
      case s_state is
        when STOP =>
             s_state <= SOUTH_GO;</pre>
         when SOUTH GO =>
               s_state <= SOUTH_GO;</pre>
          when SOUTH_WAIT =>
            if( s_cnt < c_DELAY_05SEC) then</pre>
               s_cnt <= s_cnt + 1/2;
               s_state <= STOP;</pre>
               s_cnt <= c_ZERO;</pre>
            end if;
          when WEST GO =>
            if( s_cnt < c_DELAY_3SEC) then</pre>
               s_cnt <= s_cnt + 1;
               s_state <= WEST_WAIT;</pre>
               s_cnt <= c_ZERO;</pre>
            end if;
          when WEST_WAIT =>
            if( s_cnt < c_DELAY_05SEC) then</pre>
               s_cnt <= s_cnt + 1/2;
            else
               s state <= SOUTH GO;
               s_cnt <= c_ZERO;</pre>
            end if;
         end case;
-- CARS coming from WEST
elsif ( south_sensor = '0' and west_sensor = '1') then
    case s_state is
```

```
when STOP =>
              s_state <= WEST_GO;</pre>
         when WEST_GO =>
                s_state <= WEST_GO;</pre>
          when SOUTH_WAIT =>
            if( s_cnt < c_DELAY_05SEC) then</pre>
                s_cnt \le s_cnt + 1/2;
            else
                s_state <= WEST_GO;</pre>
                s_cnt <= c_ZERO;</pre>
            end if;
          when SOUTH_GO =>
            if( s_cnt < c_DELAY_3SEC) then</pre>
                s_cnt <= s_cnt + 1;</pre>
            else
                s_state <= SOUTH_WAIT;</pre>
                s_cnt <= c_ZERO;</pre>
            end if;
          when WEST_WAIT =>
             if( s_cnt < c_DELAY_05SEC) then</pre>
                s_cnt <= s_cnt + 1/2;
            else
                s_state <= STOP;</pre>
                s_cnt <= c_ZERO;</pre>
            end if;
         end case;
elsif ( south_sensor = '1' and west_sensor = '1') then
    case s_state is
         when STOP =>
             if( s_cnt < c_DELAY_2SEC) then</pre>
                s_cnt <= s_cnt + 1;</pre>
                s_state <= WEST_GO;</pre>
                s_cnt <= c_ZERO;</pre>
            end if;
         when WEST_GO =>
            if( s_cnt < c_DELAY_3SEC) then</pre>
                s_cnt <= s_cnt + 1;
            else
                s state <= WEST WAIT;</pre>
                s_cnt <= c_ZERO;</pre>
             end if;
         when WEST WAIT =>
             if( s_cnt < c_DELAY_05SEC) then</pre>
                s_cnt \le s_cnt + 1/2;
             else
```

```
s_state <= SOUTH_GO;</pre>
                             s_cnt <= c_ZERO;</pre>
                          end if;
                      when SOUTH_GO =>
                          if( s_cnt < c_DELAY_3SEC) then</pre>
                             s_cnt <= s_cnt + 1;
                          else
                             s_state <= SOUTH_WAIT;</pre>
                             s_cnt <= c_ZERO;</pre>
                          end if;
                      when SOUTH_WAIT =>
                          if( s_cnt < c_DELAY_05SEC) then</pre>
                             s_cnt <= s_cnt + 1/2;
                          else
                             s_state <= STOP;</pre>
                             s_cnt <= c_ZERO;</pre>
                          end if;
                       end case;
             end if;
         end if; -- Synchronous reset
    end if; -- Rising edge
end process p_smart_traffic_fsm;
```