
Fall 2013 CENG 355

Assignment 1 Due October 3, 12:59pm


NOTE: Late submissions will NOT be accepted. Please put your solutions in the CENG 355 **drop-box** (ELW, second floor) – they will be collected at **13:00**.

- 1. [10 points] The textbook's microcontroller is used in a system shown below and is responsible for 2 tasks: (1) periodically turning the LED on for one second and then off for one second, and (2) incrementing or decrementing the displayed digit when INC or DEC has been pressed. Write the corresponding C program, assuming that the first task is the main program, and the second task is an ISR, whose address is stored at memory location 0x20. Also, assume that bit 6 of the processor status register (PSR[6]) is the processor's interrupt-enable bit, and Port B is always ready to receive data from the processor. Initially, the 7-segment display shows digit 0, and the LED is off.
- *Main Program*: Every second the LED state must be flipped: if the LED is on, the program must turn it off, and vice versa. You must use the <u>100-MHz Counter/Timer</u> to measure <u>one-second delays</u>.
- *ISR*: **Port B** must be configured to generate interrupts when **PBIN** is updated. If **INC** has been pressed, the displayed digit must be incremented; if **DEC** has been pressed, the displayed digit must be decremented. Incrementing **9** gives **0**, and decrementing **0** gives **9**.



- 2. [10 points] The textbook's microcontroller is used in a system shown below and is responsible for 2 tasks: (1) displaying the number of times the SW key has been hit, and (2) periodically turning the LED on for 1 second and then off for 1 second, thus creating a blinking light. Write the corresponding C program, assuming that the first task is the main program, and the second task is an ISR, whose address is stored at memory location 0x20. Also, assume that bit 6 of the processor status register (PSR[6]) is the processor's interrupt-enable bit, and Port A is always ready to receive data from the processor. Initially, the 7-segment display shows digit 0.

 Main Program: Every time the SW key is hit, i.e., pressed and then released (bit PBo must first become 0 and then 1 again), the displayed digit must be incremented. Incrementing 9 gives 0.
- *ISR*: The 100-MHz <u>Counter/Timer</u> must be configured to generate interrupts every second. Its ISR must <u>flip</u> the LED state: if the LED is on, the ISR must turn it off, and vice versa.



3. [5 points] Assume that some I/O device has the maximum data transfer rate of $R_{\text{I/O}} = 4 \text{ MB/s}$. During $\underline{\text{DMA}}$, the data is transferred in blocks of $d_{\text{I/O-DMA}} = 4 \text{ KB}$ at a time. To initiate a DMA transfer, the CPU takes $N_{\text{DMA-start}} = 1,600$ clock cycles; to complete it, the CPU takes $N_{\text{DMA-end}} = 800$ clock cycles. If $\underline{\text{polling}}$ is used, the data is transferred in blocks of $d_{\text{I/O}} = 32 \text{ B}$ at a time, when the device is ready. To perform a poll, the CPU takes either $N_{\text{poll-ready}} = 800$ clock cycles (when the device is ready), or $N_{\text{poll-not-ready}} = 400$ clock cycles (when the device is not ready). At what $\underline{\text{activity}}$ $\underline{\text{percentage}}$ of the I/O device does the $\underline{\text{DMA cost}}$ become 100 times cheaper than the $\underline{\text{polling cost}}$?