

# UNIVERSITY OF VICTORIA FINAL EXAM

## December 2015

Course Name & No.:	CENG 355 Microprocessor-Based Systems		
Section(s):	A01/A02		
CRN:	10399/10400		
Instructor:	D.N.Rakhmatov		
<b>Duration:</b>	3 Hours	3	

NAME:		8	9 F	•
STUDEN	T NUMBER: V00		*	_

This exam has a total of  $\underline{7}$  pages including this cover page and  $\underline{0}$  separate handout(s).

Students must count the number of pages and report any discrepancy immediately to the Invigilator.

This exam is to be answered:

- o On the paper
- o In Booklets provided
- o NCS Answer sheets

Marking Scheme: This exam has **NINE** questions worth the total of **90** points. Allocation of points per question is indicated at the beginning of each question.

Materials Allowed: Textbook, lecture notes, homework solutions, calculators (nonprogrammable).



## UNIVERSITY OF VICTORIA FINAL EXAM

### December 2015

Course Name & No.:	CENG 355 Microprocessor-Based Systems		
Section(s):	A01/A02		
CRN:	10399/10400		
Instructor:	D.N.Rakhmatov		
Duration:	3 Hours		

NAME:			-	
STUDEN	T NUMBER:	<u>V00</u>		

This exam has a total of  $\underline{7}$  pages including this cover page and  $\underline{0}$  separate handout(s).

Students must count the number of pages and report any discrepancy immediately to the Invigilator.


This exam is to be answered:

- o On the paper
- o In Booklets provided
- o NCS Answer sheets

Marking Scheme: This exam has **NINE** questions worth the total of **90** points. Allocation of points per question is indicated at the beginning of each question.

Materials Allowed: Textbook, lecture notes, homework solutions, calculators (nonprogrammable).

- 1. [15 points] The textbook's microcontroller is used in a system shown below, which is responsible for 2 tasks: (1) turning the LED on and off when the ON and OFF switches are pressed, and (2) transferring 4-bit data from Port A to Port B. Write the corresponding C program, assuming that the second task is the main program, and the first task is an ISR, whose address is stored at memory location 0x20. Also, assume that bit 6 of the processor status register (PSR[6]) is the processor's interrupt-enable bit, and Ports B is always ready to receive data from the processor. Initially, the 7-segment display shows digit 0, and the LED is off. (The Counter/Timer peripheral is not used here.)
- Main Program: Whenever **PAIN** is updated with new data, the <u>lower half</u> of **PAIN** (pins **PA<sub>3-0</sub>**) must be transferred to the <u>upper half</u> of **PBOUT** (pins **PB<sub>7-4</sub>**) for display.
- ISR: Port B must be configured to generate interrupts whenever PBIN is updated. If OFF has been pressed (PB<sub>0</sub> equals 0), the LED must be turned off; if ON has been pressed (PB<sub>1</sub> equals 0), the LED must be turned on. Otherwise, the LED state remains unchanged.



**2.** [15 points] Consider a <u>byte-addressable</u> computer with <u>4-KB main memory</u> and <u>128-byte cache</u> that has <u>8 blocks</u>, where each block consists of <u>four 32-bit words</u>. While executing some program, the CPU reads 32-bit words from the following sequence of addresses:

### 080 220 208 444 440 200 24C 44C 448 088

Show the <u>cache contents</u> (e.g., **[000]** = contents stored at address **000**) at the end of this sequence (10 addresses) and calculate the corresponding <u>miss rate</u> given that:

- (a) Cache is direct-mapped.
- (b) Cache is 4-way set-associative (4 blocks per set) with LRU replacement.
- (c) Cache is fully-associative with LRU replacement.
- **3.** [15 points] Consider a C code fragment below, working on a given square matrix float x[n][n] (stored row by row, i.e., in the row-major order), where n = 512:

Determine the x-related <u>page fault rate</u> in the following <u>two cases</u>: (1) the main memory uses **1-KB** paging with <u>four pages</u> allocated for x, and (2) the main memory uses **4-KB** paging with only <u>one page</u> allocated for x. Initially, no part of x is in the main memory.

**4.** [5 points] Table below specifies a set of **3** independent pre-emptive tasks to be executed by a single processor. Show the task schedule based on <u>Rate Monotonic</u> (**RM**) prioritization. If needed, break any prioritization ties as you wish.

Task <b>T</b> i	Period <b>P</b> i	WCET C <sub>i</sub>	Deadline <b>D</b> <sub>i</sub>	Initial Delay <b>φ</b> i
T1	25	10	25	0
T2	50	10	50	0
, T3	100	20	100	0

PAGE 4

```
F - fetch the instruction from the memory,
```

- decode the instruction and read the source register(s),
- execute the ALU operation specified by the instruction,
- execute the memory operation specified by the instruction,
- **W** write the result in the destination register.

Identify data hazards in the code below and insert NOP instructions where necessary.


```
// R2 = R0 + R4
ADD
      RO, R4, R2
                                              DC
                                               F
                                                  DC
SUB
      R1, R3, R0
                         // R0 = R1 - R3
ADD
ADA
      R2, R2, R4
                        // R4 = R2 + R2
                        // R3 = R0 + R2
      R0, R2, R3
      #4, R4, R4
                        // R4 = R4 + 4
      #4, R2, R2
                        // R2 = R2 + 4
ADD
      RO, (R4)
                        // MEMORY[R4] = R0
MOV
      (R2), R0
VOM
                        // R0 = MEMORY[R2]
VOM
      (R1), R3
                        // R3 = MEMORY[R1]
      #4, R1, R1
SUB
                         // R1 = R1 - 4
```

#### **6.** [10 points]


- (a) Show **decimal** number  $+2^{-128}$  in the 32-bit <u>IEEE-754</u> floating-point format.
- (b) Given two 32-bit <u>IEEE-754</u> floating-point numbers **X** and **Y** below, calculate (in the binary format) **Z** = **X**-**Y**, and then convert **Z** to the <u>decimal format</u>:


**7.** [5 points] Suppose some **Moore-type** Master FSM has  $\underline{2}$  outputs, master-request  $\mathbf{mR}$  and master-waiting  $\mathbf{mW}$ , and  $\underline{1}$  input, slave-busy  $\mathbf{sB}$ . Show the <u>state diagram</u> of this FSM, assuming that it implements the following protocol: (1) Initially, the FSM outputs  $\mathbf{mR} = \mathbf{1}$  and  $\mathbf{mW} = \mathbf{0}$ , waiting for  $\mathbf{sB}$  to be asserted; (2) Once  $\mathbf{sB} = \mathbf{1}$  is received, the FSM outputs  $\mathbf{mR} = \mathbf{0}$  and  $\mathbf{mW} = \mathbf{1}$ , waiting for  $\mathbf{sB}$  to be de-asserted; (3) Once  $\mathbf{sB} = \mathbf{0}$  is received, the FSM outputs  $\mathbf{mR} = \mathbf{0}$  and  $\mathbf{mW} = \mathbf{0}$  for one clock cycle, and then goes back to step (1).

**8.** [10 points] Consider the **Moore-type FSM** state diagram below, where **x** represents "don't care". Given the input waveforms as shown below, draw the corresponding output waveforms. Assume that the FSM is initially in state **I**.



**9.** [10 points] Consider the <u>daisy-chain</u> arbitration scheme shown below. Assume that the input-to-output signal propagation delays are the same and equal to **d** for all three devices, the inverter, and the **AND** gate. Also, assume that device **x** is able to start using the bus (making /BRx = 1 and /BBSY = 0) only when it receives a <u>0-1 transition</u> on its bus-grant input **BGx** and detects that the bus is not currently busy (i.e., /BBSY = 1). Also, assume that device **x** lets the bus-grant propagate through only when it is neither requesting nor using the bus. Finally, assume that any of the three devices will need to use the granted bus for only **3d** time units. Complete the <u>timing diagram</u> shown on the next page, where <u>Device 2</u> and <u>Device 3</u> request the bus at the same time **t** = **0**.





**NOTE:** If answering <u>Question 9</u> here, please write down your name below and insert this page in your Booklet.

NAME:			
IVI A IVI II.			