22a Cache Examples – Part 1 CSC 230

Department of Computer Science University of Victoria

Problem 5.7 (from HVZ)

A computer uses a small direct-mapped cache between the main memory and the processor. The cache has **four 16-bit words**, and each word has an associated 13-bit tag, as shown in the figure below. When a miss occurs during a read operation, the requested word is read from the main memory and sent to the processor. At the same time, it is copied into the cache, and its block number is stored in the associated tag.

	13 bits	s 16 bits
	Tag	Content
address 0		
address 2		
address 4		
address 6		

Consider the following loop in a program where all instructions and operands are 16 bits long and the code starts at address 02EC:

LOOP: ADD (R1)+,R0 02EC
DECR R2 02EE
BNE LOOP 02F0

Assume that, before this loop is entered, registers R0, R1 and R2 contain: R0 = 0, R1 = 054E, R2 = 3. Also assume that main memory contains the data as shown below:

A03C	054E
05D9	0550
10D7	0552

Show the contents of the cache at the end of each pass through the loop.

ADD DECR BNE	02EC 02EE 02F0	LOOP:	ADD (R DECR BNE	1)+,R(R2 LOOP
		LOOP:	LDR	R3,[
			ADD	R0,R

A03C

05D9

10D7


054E


0550


0552


02EC 02EE 02F0 translated to ARM code R1],#2 R0,R0,R3 SUBS R2,R2,#1 BNE LOOP

Example will remain in language as the book for consistency of the answers












```
4
                            0000 0010 1110 1100
LOOP:
     ADD(R1)+R0
                  02EC =
                                                  → 6
      DECR R2
                   02EE =
                            0000 0010 1110 1110
                           0000 0010 1111 0000
      BNE LOOP
                  02F0 =
                                             R0 = 0 = A03C
  A03C
         054E = 0000 0101 0100 1110
                                             R1 = 054E = 0550
  05D9
         0550 =
                                        → 0
                  0000 0101 0101 0000
                                            | R2 = 3 |
  10D7
         0552 =
                  0000 0101 0101 0010
                                        → 2
               13 bits 16 bits
                                           Increment R1 and
                                           ADD to R0
               Tag
                           Content
   address 0
   address 2
                      ADD
   address 4
                      A03C
   address 6
```







2nd pass

A03C $054E = 00000 0101 0100 1110 \rightarrow 6$ $05D9 0550 = 00000 0101 0101 00000 \rightarrow 0$ $10D7 0552 = 00000 0101 0101 00100 \rightarrow 2$

R0 = 0

R1 = 0550


R2 = 2

13 bits 16 bits


Tag Content


Fetch ADD (1 C)


address 0	BNE
address 2	
address 4	ADD
address 6	DECR



```
4
                             0000 0010 1110 1100
LOOP:
     ADD(R1)+R0
                   02EC =
                                                   → 6
      DECR R2
                    02EE =
                             0000 0010 1110 1110
                   02F0 = 0000 \ 0010 \ 1111 \ 0000
      BNE LOOP
                                         \rightarrow 6 | R0 = 0 = A615
  A03C
          054E = 0000 0101 0100 1110
                                              R1 = 0550 = 0552
  05D9
          0550 =
                                         → 0
                   0000 0101 0101 0000
                                         → 2 | R2 = 2
  10D7
          0552 =
                   0000 0101 0101 0010
                13 bits 16 bits
                                            Increment R1 and
                                            ADD to R0
               Tag
                             Content
   address 0
                       05D9
   address 2
                       ADD
   address 4
                        DECR
   address 6
```







3rd pass

A03C	054E =	0000 0101 0100 1110	→ 6
05D9	0550 =	0000 0101 0101 0000	→ 0
10D7	0552 =	0000 0101 0101 0010	→ 2

R0 = A615

R1 = 0552

R2 = 1

13 bits 16 bits


Tag Content

Fetch ADD (1 C)


address 0	BNE
address 2	
address 4	ADD
address 6	DECR

```
4
                           0000 0010 1110 1100
LOOP:
     ADD(R1)+R0
                  02EC =
                                                 → 6
      DECR R2
                  02EE =
                            0000 0010 1110 1110
                  02F0 = 0000 \ 0010 \ 1111 \ 0000
      BNE LOOP
                                                R0 = A615
  A03C
         054E = 0000 0101 0100 1110
                                        → 6
                                                R1 = 0552
  05D9
         0550 =
                  0000 0101 0101 0000
                                        → 0
                                               R2 = 1
  10D7
         0552 =
                  0000 0101 0101 0010
                                        → 2
               13 bits 16 bits
                                           Fetch (R1) (1 M)
               Tag
                           Content
                      BNE
   address 0
                      10D7
   address 2
                      ADD
   address 4
                       DECR
   address 6
```

```
4
                           0000 0010 1110 1100
LOOP:
     ADD(R1)+R0
                  02EC =
                                                 → 6
      DECR R2
                   02EE =
                           0000 0010 1110 1110
                           0000 0010 1111 0000
      BNE LOOP
                  02F0 =
                                            R0 = B6EC
                                       → 6
  A03C
         054E = 0000 0101 0100 1110
                                            R1 = 0552 = 0554
  05D9
         0550 =
                                       → 0
                  0000 0101 0101 0000
                                            | R2 = 1
                                       2
  10D7
         0552 =
                  0000 0101 0101 0010
               13 bits 16 bits
                                          Increment R1 and
                                          ADD to R0
               Tag
                           Content
                      BNE
   address 0
                      10D7
   address 2
                      ADD
   address 4
                      DECR
   address 6
```



```
→ 4
                           0000 0010 1110 1100
LOOP:
     ADD(R1)+R0
                  02EC =
                                                 → 6
      DECR R2
                 02EE =
                           0000 0010 1110 1110
                 02F0 = 0000 \ 0010 \ 1111 \ 0000
      BNE LOOP
                                              R0 = B6EC
                                       → 6
  A03C
         054E = 0000 0101 0100 1110
                                              R1 = 0554
  05D9
         0550 =
                                       → 0
                  0000 0101 0101 0000
                                              R2 = 0
  10D7
         0552 =
                  0000 0101 0101 0010
                                       → 2
               13 bits 16 bits
                                          Fetch BNE (1C)
               Tag
                           Content
                      BNE
   address 0
                      10D7
   address 2
                      ADD
   address 4
                      DECR
   address 6
```



Assume that the access time of the main memory is 10 t and that of cache is 1 t. Calculate the execution time for each pass, ignoring the time taken by the processor between memory cycles.

1 st pass	→	4 memory	→	40 t
2 nd pass	→	2 memory, 2 cache	→	22 t
3 rd pass	→	1 memory, 3 cache	→	13 t

Repeat process assuming separate instruction and data cache. Compute speed of execution. Compare values to the ones obtained here with a single cache. Analyze and comment.

Another example (HVZ Exercise 5.6)

How are the total bits organized in a direct-mapped cache with:

Main memory = 64K words

Cache size = 1K words

Block size = 128 words

- \checkmark Memory = 64 K words = $2^6 \times 2^{10}$ words = 2^{16} words
- ✓ Cache = 1 K words = 2^{10} words

How is the cache organized exactly?

Since block size = 128 words = 2^7 words, then: 2^{10} words / 2^7 words = $2^3 \rightarrow 8$ blocks in cache thus cache has 8 blocks, each containing 128 words 128 words

128 words

128 words

128 words

128 words

128 words

128 words

128 words

Exercise 5.6

Memory = 64 K words = $2^6 \times 2^{10}$ words = 2^{16} words Cache = 1 K words = 2^{10} words

READ ONLY

128 words

16-bit address


tag block
6 bits left for "tag" 3 bits for 8 blocks

word 7 bits for each 2⁷

words in block

Index	V	Tag	Data
000	N		
001	N		
010	N		
011	N		
100	N		
101	N		
110	N		
111	N		

Example of hit/misses in direct-mapped cache



Index	V	Tag	Data
000	N		
001	N		
010	N		
011	N		
100	N		
101	N		
110	N	10	Memory[10110]
111	N		

Binary address of reference	Hit or miss in cache	cache block (where)
10110	miss	110
11010	miss	010
10110	hit	110
11010	hit	010
10000	miss	000
00011	miss	011
10000	hit	000
10010	miss	010

Index	V	Tag	Data
000	N		
001	N		
010	N	11	Memory[11010]
011	N		
100	N		
101	N		
110	N	10	Memory[10110]
111	N		

Binary address	Hit or miss	cache block
of reference	in cache	(where)
10110	miss	110
11010	miss	010
10110	hit	110
11010	hit	010
10000	miss	000
00011	miss	011
10000	hit	000
10010	miss	010

Index	V	Tag	Data
000	N		
001	N		
010	N	11	Memory[11010]
011	N		
100	N		
101	N		
110	N	10	Memory[10110]
111	N		

Binary address	Hit or miss	cache block
of reference	in cache	(where)
10110	miss	110
11010	miss	010
10110	hit	110
11010	hit	010
10000	miss	000
00011	miss	011
10000	hit	000
10010	miss	010

Index	V	Tag	Data
000	N		
001	N		
010	N	11	Memory[11010]
011	N		
100	N		
101	N		
110	N	10	Memory[10110]
111	N		

Binary address	Hit or miss	cache block
of reference	in cache	(where)
10110	miss	110
11010	miss	010
10110	hit	110
11010	hit	010
10000	miss	000
00011	miss	011
10000	hit	000
10010	miss	010

Index	V	Tag	Data
000	N	10	Memory[10000]
001	N		
010	N	11	Memory[11010]
011	N		
100	N		
101	N		
110	N	10	Memory[10110]
111	N		

Binary address	Hit or miss	cache block
of reference	in cache	(where)
10110	miss	110
11010	miss	010
10110	hit	110
11010	hit	010
10000	miss	000
00011	miss	011
10000	hit	000
10010	miss	010

Index	V	Tag	Data
000	N	10	Memory[10000]
001	N		
010	N	11	Memory[11010]
011	N	00	Memory[00011]
100	N		-
101	N		
110	N	10	Memory[10110]
111	N		

Binary address of reference	Hit or miss in cache	cache block (where)
10110	miss	110
11010	miss	010
10110	hit	110
11010	hit	010
10000	miss	000
00011	miss	011
10000	hit	000
10010	miss	010

Index	V	Tag	Data
000	N	10	Memory[10000]
001	N		
010	N	10	Memory[10010]
011	N	00	Memory[00011]
100	N		
101	N		
110	N	10	Memory[10110]
111	N		

Binary address of reference	Hit or miss in cache	cache block (where)
10110	miss	110
11010	miss	010
10110	hit	110
11010	hit	010
10000	miss	000
00011	miss	011
10000	hit	000
10010	miss	010

Think it through

How many total bits are required for a direct-mapped cache with 16KB of data and 4-word blocks, assuming a 32-bit address and word size = 4 bytes?

Think it through: read only

How many total bits are required for a direct-mapped cache with 16KB of data and 4-word blocks, assuming a 32-bit address and word size = 4 bytes?

16KB =
$$16 \times 1024 = 2^4 \times 2^{10} = 2^2 \times 2^{10}$$

each of 4 bytes 4K words

 2^{12} words → with block size of 4 words → 2^{10} blocks where each block has 4 x 32 bits = 128 bits, plus tag tag = 32 - 10 - 4 = 18 (10 is # blocks, 4 is #words in block)

Cache size = 2^{10} x (128 + (18) +1) = 2^{10} x 147 = 147 K bits or 18.4 KB for a 16 KB cache

→ 1.15 times the size of data → 15% increase