
Fall 2015 CENG 355

Assignment 1 Due October 1, 12:59pm

NOTE: Late submissions will **NOT** be accepted. Please put your solutions in the CENG 355 **drop-box** (ELW, second floor) – they will be collected at **13:00**.

- 1. [10 points] The textbook's microcontroller below is responsible for 2 tasks: (1) conditionally incrementing the displayed digit every second, and (2) keeping track of the E and D switches: pressing E enables the process of incrementing the digit every second, while pressing D disables that process. Write the corresponding C program, assuming that the first task is the ISR whose address is stored at location 0x20, and the second task is the main program. Assume that bit PSR[6] is the processor's interrupt-enable bit, and Port B is always ready to receive data from the processor. Initially, the 7-segment display shows 0, and it is not being incremented.
- *Main Program*: If **D** has been pressed, the digit <u>is not allowed</u> to increment every second (until **E** is pressed). If **E** has been pressed, the digit <u>is allowed</u> to increment every second (until **D** is pressed).
- *ISR*: The <u>100-MHz Counter/Timer</u> must be configured to generate interrupts every second. The displayed digit must be incremented, provided that **E** was pressed last (i.e., the process of incrementing the digit is <u>enabled</u>). If **D** was pressed last, the displayed digit is unchanged (i.e., the process of incrementing the digit is <u>disabled</u>). **Note:** Incrementing **9** gives **0**.



- **2.** [10 points] Recall **Question 1**, where the microcontroller was performing 2 tasks: (1) conditionally incrementing the displayed digit every second, and (2) keeping track of the **E** and **D** switches: pressing **E** enabled the process of incrementing the digit every second, while pressing **D** disabled that process. For this question, write the corresponding <u>C</u> program, assuming that the **first task** is the <u>main program</u>, and the **second task** is the <u>ISR</u> whose address is stored at location **0x20**. Assume that bit **PSR[6]** is the processor's interrupt-enable bit, and **Port B** is always ready to receive data from the processor. Initially, the 7-segment display shows **0**, and it is <u>not</u> being incremented.
- *Main Program*: The displayed digit must be incremented every second, provided that **E** was pressed last (i.e., the process of incrementing the digit is <u>enabled</u>). If **D** was pressed last, the displayed digit is unchanged (i.e., the process of incrementing the digit is <u>disabled</u>). Required 1-second timeouts must be implemented using the <u>100-MHz Counter/Timer</u>. **Note:** Incrementing **9** gives **0**.
- *ISR*: **Port B** must be configured to generate interrupts whenever **PBIN** is updated. If **D** has been pressed, the digit <u>is not allowed</u> to increment every second (until **E** is pressed). If **E** has been pressed, the digit <u>is allowed</u> to increment every second (until **D** is pressed).
- **3.** [5 points] Assume that some I/O device has the maximum data transfer rate of $R_{I/O} = 4$ MB/s. During DMA, the data is transferred in blocks of $d_{I/O-DMA} = 4$ KB at a time. To initiate a DMA transfer, the CPU takes $N_{DMA-start} = 1,600$ clock cycles; to complete it, the CPU takes $N_{DMA-end} = 800$ clock cycles. If polling is used, the data is transferred in blocks of $d_{I/O} = 32$ B at a time, when the device is ready. To perform a poll, the CPU takes either $N_{poll-ready} = 800$ clock cycles (when the device is ready), or $N_{poll-not-ready} = 400$ clock cycles (when the device is not ready). At what activity percentage of the I/O device does the DMA cost become 400 times cheaper than the polling cost?