UNIVERISTY OF VICTORIA


CENG 355 MICROPROCESSOR-BASED SYSTEMS

MIDTERM EXAMINATION 25 OCTOBER 2012

NAME:		STUDENT NO
INSTRUCTOR: D.N.RAKH		DURATION: 80 MINUTES
TO BE ANSWERED IN THE BOOI	KLET.	
STUDENTS MUST COUNT THE N	UMBER OF PAGES IN T	HIS EXAMINATION PAPER,
AND REPORT ANY DISCREPANC	Y IMMEDIATELY TO THI	E INVIGILATOR.
THIS EXAMINATION PAPER HAS	3_ PAGES AND 4 QU	JESTIONS.
In taking this examination, you	_	-
student caught in the act of che	ating will be given a gr	ade of F on this examination.
Show your work.		
Snow your work.		
Read the questions carefully. If	something appears am	nbiguous, write down your
assumptions.		
•		
You are allowed to use books, n	otes, and/or calculators	s during this examination.

GOOD LUCK!

- 1. [15 points] The textbook's microcontroller below is responsible for <u>2 tasks</u>: (1) conditionally incrementing the displayed digit every second, and (2) keeping track of the **E** and **D** switches: pressing **E** enables the process of incrementing the digit every second, while pressing **D** disables that process. Write the corresponding <u>C program</u>, assuming that the first task is the <u>ISR</u> whose address is stored at location **0x20**, and the second task is the <u>main program</u>. Assume that bit **PSR[6]** is the processor's interrupt-enable bit, and **Port B** is always ready to receive data from the processor. Initially, the 7-segment display shows digit **0**, and it is <u>not</u> being incremented.
- *Main Program*: If **D** has been pressed, the digit <u>is not allowed</u> to increment every second (until **E** is pressed). If **E** has been pressed, the digit <u>is allowed</u> to increment every second (until **D** is pressed).
- *ISR*: The <u>100-MHz Counter/Timer</u> must be configured to generate interrupts every second. The displayed digit must be incremented, provided that **E** was pressed last (i.e., the process of incrementing the digit is <u>enabled</u>). If **D** was pressed last, the displayed digit is unchanged (i.e., the process of incrementing the digit is <u>disabled</u>). **Note:** Incrementing **9** gives **0**.



2. [15 points] Assume a computer has <u>256-byte main memory</u> and <u>64-byte cache</u> with <u>four blocks</u>, where each block has <u>four 32-bit words</u>. While executing some program, the CPU reads 32-bit words from the following sequence of addresses:


24 8C 10 48 20 24 28 88 1C 40

Show the <u>cache contents</u> (e.g., **[00]** = address **00**'s contents) at the end of this sequence (10 addresses) and calculate the corresponding <u>miss rate</u> given that:

- (a) Cache is direct-mapped.
- (b) Cache is <u>2-way set-associative</u> (2 blocks per set) with LRU replacement.
- (c) Cache is fully-associative with LRU replacement.
- 3. [5 points] Some I/O device is active 10% of the time and has the maximum data transfer rate of $R_{\text{I/O}} = 32 \text{KB/s}$. Each data transfer is in chunks of $d_{\text{I/O}} = 32 \text{B}$ when the I/O device is ready. If polling is used, the CPU performs either $A_{\text{poll-ready}} = 400$ memory accesses per poll (when the device is ready), or $A_{\text{poll-not-ready}} = 200$ memory accesses per poll (when the device is not ready). If interrupts are used, the CPU performs $A_{\text{int}} = 500$ memory accesses per interrupt. Assume that the cache hit rate is $h_{\text{poll}} = 90\%$ for polling and $h_{\text{int}} = 80\%$ for interrupts. Assume that the cache access time is $C = 1\tau$ (cache hit), and the main memory access time is $C = 1\tau$ (cache hit), and the main memory access time is $C = 1\tau$ (cache hit), and the main memory access time is $C = 1\tau$ (cache hit), and the main memory access time is $C = 1\tau$ (cache hit), and the main memory access time is $C = 1\tau$ 0 (cache miss). By what factor is the interrupt cost cheaper than the polling cost? Hint: First, determine $C = 1\tau$ 1 (i.e., the average access times for polling and interrupts), and then multiply by a total number of accesses in each case.
- **4.** [5 points] Table below specifies a set of **3** <u>independent pre-emptive tasks</u> to be executed by a single processor. Show the **RM** (rate-monotonic) <u>task schedule</u>.

Task	Period	WCET	Deadline	Initial Delay
T _i	P_{i}	C _i	D_{i}	φ _i
T1	40	10	40	0
T2	60	20	60	0
Т3	120	30	120	0

Counter/Timer Registers



Parallel Port Registers

