				Condition Codes
		Assembler	Data	
Instruct	ion Description		Size	X N Z V C
ADCD	Add DCD with autonal	D. D.	ь	* U * U *
ABCD	Add BCD with extend	Dx,Dy -(Ax),-(Ay)	B	* U * U *
ADD	ADD binary	- (Ax), - (Ay) Dn, <ea></ea>	BWL	* * * * *
7,00	nee sindiy	<ea>,Dn</ea>	DILL	
ADDA	ADD binary to An	<ea>,An</ea>	-WL	
ADDI	ADD Immediate	#x, <ea></ea>	BWL	* * * * *
ADDQ	ADD 3-bit immediate	#<1-8>, <ea></ea>	BWL	* * * * *
ADDX	ADD eXtended	Dy, Dx	BWL	* * * * *
AND	Bit-wise AND	-(Ay),-(Ax) <ea>,Dn</ea>	BWL	- * * 0 0
AND	DIC-WISC AND	Dn, <ea></ea>	DWL	- 00
ANDI	Bit-wise AND with Immedia		BWL	- * * 0 0
ASL	Arithmetic Shift Left	#<1-8>, Dy	BWL	* * * * *
		Dx,Dy		
		<ea></ea>		
ASR	Arithmetic Shift Right	Dog C slobels	BWL	* * * * *
Всс	Conditional Branch	Bcc.S <label> Bcc.W <label></label></label>	BW-	
BCHG	Test a Bit and CHanGe	Dn, <ea></ea>	B-L	*
20110	rest a Bit and ename	# <data>,<ea></ea></data>	5	
BCLR	Test a Bit and CLeaR		B-L	*
BSET	Test a Bit and SET	• • • •	B-L	*
BSR	Branch to SubRoutine	BSR.S <label></label>	BW-	
DTCT	D:+ ToCT	BSR.W <label></label>	пι	*
BTST	Bit TeST	Dn, <ea> #<data>,<ea></ea></data></ea>	B-L	*
CHK	CHecK Dn Against Bounds	*\data,\ca>	-W-	- * U U U
CLR	CLeaR	<ea></ea>	BWL	- 0 1 0 0
CMP	CoMPare	<ea>,Dn</ea>	BWL	_ * * * *
CMPA	CoMPare Address	<ea>,An</ea>	-WL	_ * * * *
CMPI	CoMPare Immediate	# <data>,<ea></ea></data>	BWL	_ * * * *
CMPM	CoMPare Memory	(Ay)+, (Ax)+	BWL	_ * * * *
DBcc DIVS	Looping Instruction DIVide Signed	DBcc Dn, <label> <ea>,Dn</ea></label>	- W - - W -	 - * * * 0
DIVU	DIVide Signed DIVide Unsigned	<ea>,Dn</ea>	- W -	- * * * 0
EOR	Exclusive OR	Dn, <ea></ea>	BWL	- * * 0 0
EORI	Exclusive OR Immediate	# <data>,<ea></ea></data>	BWL	- * * 0 0
EXG	Exchange any two register	rs Rx,Ry	L	
EXT	Sign EXTend	Dn	-WL	- * * 0 0
ILLEGAL	ILLEGAL-Instruction Excep			
JMP JSR	JuMP to Affective Address Jump to SubRoutine	<ea></ea>		
LEA	Load Effective Address	<ea>,An</ea>	L	
LINK	Allocate Stack Frame	An,# <displacement></displacement>	_	
LSL	Logical Shift Left	Dx,Dy	BWL	* * * 0 *
		#<1-8>,Dy		
		<ea></ea>		
LSR	Logical Shift Right		BWL	* * * 0 *
MOVE MOVE	Between Effective Address To CCR	es <ea>,<ea> <ea>,CCR</ea></ea></ea>	BWL -W-	$-**00 \\ { m I} { m I} { m I} { m I} { m I}$
MOVE	To SR	<ea>,cck <ea>,SR</ea></ea>	- w - - W -	IIIII
MOVE	From SR	SR, <ea></ea>	- W -	
MOVE	USP to/from Address Regis		L	
	_	An,USP		
MOVEA	MOVE Address	<ea>,An</ea>	-WL	
MOVEM		<register list="">,<ea></ea></register>		
		<ea>,<register list=""></register></ea>	•	

MOVEP	MOVE Peripheral	Dn,x(An) x(An),Dn	-WL	-	-	-	-	-
MOVEO	MOVE 8-bit immediate	#<-128.+127>,Dn	L		*	*	0	۵
MULS	MULtiply Signed	<ea>,Dn</ea>	L - W -	-		*		0
MULU	MULtiply Unsigned		- w - - W -	-		*	•	0
NBCD		<ea>,Dn</ea>	-w- B				U	
	Negate BCD	<ea></ea>	_		_		U	
NEG	NEGate	<ea></ea>	BWL				*	
NEGX	NEGate with eXtend	<ea></ea>	BWL	^				^
NOP	No OPeration	NOP	5	-	-	-	-	-
NOT	Form one's complement	<ea>_</ea>	BWL	-			0	
0R	Bit-wise OR	<ea>,Dn</ea>	BWL	-	*	*	0	0
		Dn, <ea></ea>						
ORI	Bit-wise OR with Immediate	# <data>,<ea></ea></data>	BWL	-	*	*	0	0
PEA	Push Effective Address	<ea></ea>	L	-	-	-	-	-
RESET	RESET all external devices	RESET		-	-	-	-	-
R0L	ROtate Left	#<1-8>,Dy	BWL	-	*	*	0	*
		Dx, Dy						
		<ea></ea>						
R0R	ROtate Right		BWL	-	*	*	0	*
R0XL	ROtate Left with eXtend		BWL	*	*	*	0	*
ROXR	ROtate Right with eXtend		BWL	*	*	*	0	*
RTE	ReTurn from Exception	RTE		Ι	Ι	Ι	Ι	Ι
RTR	ReTurn and Restore	RTR					Ī	
RTS	ReTurn from Subroutine	RTS		-	_	-	-	-
SBCD	Subtract BCD with eXtend	Dx, Dy	B	*	П	*	U	*
SDCD	Subtract Beb with extend	- (Ax), - (Ay)	5		Ü		Ü	
Scc	Set to -1 if True, 0 if False		B	-	-	-	-	-
ST0P	Enable & wait for interrupts	# <data></data>		Ι	Ι	Ι	Ι	Ι
SUB	SUBtract binary	Dn, <ea></ea>	BWL	*	*	*	*	*
	•	<ea>,Dn</ea>						
SUBA	SUBtract binary from An	<ea>,An</ea>	-WL	_	_	_	_	_
SUBI	SUBtract Immediate	#x, <ea></ea>	BWL	*	*	*	*	*
SUBQ	SUBtract 3-bit immediate	# <data>,<ea></ea></data>	BWI	*	*	*	*	*
SUBX	SUBtract eXtended	Dy, Dx	BWL	*	*	*	*	*
SOBA	Soberace extended	- (Ay), - (Ax)	DIIL					
SWAP	SWAP words of Dn	Dn	- W -	_	*	*	0	0
TAS	Test & Set MSB & Set N/Z-bits		и В	_			0	
TRAP	Execute TRAP Exception	# <vector></vector>	ل				-	-
TRAPV	TRAPV Exception if V-bit Set	# <vector></vector>		-	-	-	-	-
TST			BWL	-	*	*	-	0
	TeST for negative or zero	<ea></ea>	DWL	-	.,	.,	U	U
UNLK	Deallocate Stack Frame	An		-	-	-	-	-

Symbol	Meaning
* - 0 1 U	Set according to result of operation Not affected Cleared Set Outcome (state after operation) undefined
I	Set by immediate data
<data> <label> <vector> <rg.lst></rg.lst></vector></label></data>	Effective Address Operand Immediate data Assembler label TRAP instruction Exception vector (0-15) MOVEM instruction register specification list LINK instruction negative displacement Same as previous instruction

```
Syntax
Addressing Modes
-----
                                                  -----
                                                   Dn
Data Register Direct
Address Register Direct
                                                   An
                                                   (An)
Address Register Indirect
Address Register Indirect with Post-Increment
                                                   (An)+
Address Register Indirect with Pre-Decrement
                                                  - (An)
Address Register Indirect with Displacement
                                                  w(An)
Address Register Indirect with Index
                                                 b(An,Rx)
Absolute Short
                                                    W
Absolute Long
                                                    l
Program Counter with Displacement
                                                  w(PC)
Program Counter with Index
                                                 b(PC,Rx)
Immediate
                                                   #x
                                                   SR
Status Register
Condition Code Register
                                                   CCR
```

Legend

Condition Codes for Bcc, DBcc and Scc Instructions.

Condition Codes set after CMP D0,D1 Instruction.

Relationship	Unsigned	Signed
D1 < D0 D1 <= D0 D1 = D0 D1 != D0 D1 > D0 D1 >= D0	CS - Carry Bit Set LS - Lower or Same EQ - Equal (Z-bit Set) NE - Not Equal (Z-bit Clear) HI - HIgher than CC - Carry Bit Clear	LT - Less Than LE - Less than or Equal EQ - Equal (Z-bit Set) NE - Not Equal (Z-bit Clear) GT - Greater Than GE - Greater than or Equal
	PL - PLus (N-bit Clear) VC - V-bit Clear (No Overflow) RA - BRanch Always	· · · · · · · · · · · · · · · · · · ·
DBcc Only -	F - Never Terminate (DBRA is a T - Always Terminate	n alternate to DBF)
Scc Only -	SF - Never Set ST - Always Set	

Parts from "Programming the 68000" by Steve Williams. (c) 1985 Sybex Inc. Parts from BYTE Magazine article.

Compiled by Diego Barros. e-mail : alien@zikzak.apana.org.au Revision 2.1 22 May, 1994