

07 CPU Organization and Datapath V.1


CSC 230

M&H: 4.1; 5.1, 5.2 (translated from ARC)

Stallings: 2; 3.1; 3.2 (skip interrupts and I/O; 14.1 to 14.3)


Refresher: Detailed CPU activity

1. **fetch** instruction from memory
 - address in PC → MAR
 - MAR → Address Bus
 - read signal → Control Bus
 - Wait for memory
 - content of location in memory → Data Bus
 - Data Bus → MDR
 - MDR → IR
2. **update** current memory address
 - increment PC (ready for next instruction)
3. **decode** instruction
 - decode phase looks at opcode and operands
4. **fetch further data**, if required
 - (MAR, MDR and PC are possibly in use)
5. **execute** instruction
 - (may involve ALU, reads and writes to memory)
6. go to step (1)



Learn how a datapath works by examining in details the Fetch – Decode – Execute Cycle for a general instruction (not ARM or RISC)


Examine the units



1. ALU

- combinational device, i.e. it has no memory or internal storage.
- must have one input connection from the datapath.
- other input must be stored in a holding register: Y register.

Examine the units



2. MUX = multiplexer

- A multiplexer selects between register Y and a constant (here = 4) depending upon the Select line.


3. Register Z:

- The output register Z collects the result.
- Z is connected to the datapath.


Example: ADD R1,[R3] (*not ARM*)

ADD R1,[R3] $R1 \leftarrow R1 + \text{Memory at } [R3]$


1. Fetch instruction
2. Fetch memory operand
(content of memory at address in R3)
3. Add
4. Result in R1




FETCH PHASE




FETCH PHASE




FETCH PHASE







IR contains: ADD R1 [R3] → EXECUTE PHASE




IR contains: ADD R1 [R3] → DECODE PHASE



IR contains: ADD R1, [R3] → EXECUTE PHASE



IR contains: ADD R1 [R3] → EXECUTE PHASE



Get memory operand:

→ Content of memory at address in R3


→ *need to do a READ*

Datapath ← R3
MAR ← *Datapath*
 Read and Wait for memory


When memory answers:


Datapath ← MDR
ALU[B] ← *Datapath*

IR contains: ADD R1 [R3] → EXECUTE PHASE



IR contains: ADD R1 [R3] → EXECUTE PHASE





What is a barrel shifter?