Concurrency

D.N.Rakhmatov

Adopted (with modifications) from:

R. Bryant, CMU
D. Patterson, U.C. Berkeley
https://computing.llni.gov/tutorials/parallel_comp
C. Hamacher et al, Computer Organization, élE, © 2011 McGraw-Hill
W. Stallings, Computer Organization and Architecture, 8E, © 2010 Pearson
Silberschatz et al, Operating System Concepts Essentials, 8/E, © 2011 Willey

Stages: MIPS Example Datapath

UVic - CENG 355 - Concurrency

Fall 2016

- Stage 1: Instruction Fetch
- No matter what the instruction, an instruction word must first be fetched from memory into IR
- Also, this is where we usually increment PC to point to the next instruction
- Stage 2: Instruction Decode
- Upon fetching the instruction word, we next gather and decode information from its fields
- Read the opcode to determine instruction type and field lengths
 - Read in data from all necessary registers

UVic - CENG 355 - Concurrency Fall 2016

Example Stages: MIPS Datapath

- Stage 5: Execute register write (if needed)
- Most instructions write the result of some computation into a register
 - Examples: arithmetic, logical, shifts, loads
- What about stores, branches, jumps?
- Don't write anything into a register at the end These remain idle during this stage
- datapath stages and may do different things per stage Different machines may have a different number of
- Fetch-Decode-Execute are the three basic stages found in every computer

UVic - CENG 355 - Concurr

Fall 2016

Fetch-Decode-Execute Cycle

- Program execution = cycling through 3 basic steps
- Fetch: get the next instruction from memory
- Decode: figure out what the instruction bits mean
- Execute: perform the operation
- Required registers
- PC: Program Counter
- Contains the memory address of the next instruction (automatically incremented)
- Changed by branch instructions and pushed onto stack for subroutine calls
- IR: Instruction Register
- Holds the current instruction (temporary storage during decoding process)

UVic - CENG 355 - Concurrency Fall 2016

Datapath Stages: MIPS Example

- Stage 3: Execute ALU operation (if needed)
- The real work of most instructions is done here: arithmetic, shifting, logic, comparisons
- What about loads/stores? Example: 1w \$t0,40(\$t1) The address in memory = the value in \$t1 + the value 40
 - We do this addition in this stage
- Stage 4: Execute memory access (if needed)
- Only the load and store instructions do something during this stage; the others remain idle
- expected to be just as fast (on average) as the others As a result of using the cache memory, this stage is


UVic - CENG 355 - Concurrency Fall 2016


STORE instruction Example:

sw \$r3, 17(\$r1)

- Stage 1: fetch instruction into IR, increment PC
- Stage 2: decode to find it's a sw, then read registers \$r1 and \$r3
- Stage 3: add 17 to value in register \$11 (value retrieved in Stage 2)
- retrieved in Stage 2) into memory address Stage 4: write value in register \$13 (value computed in Stage 3
- Stage 5: go idle (nothing to write into a register)

Fall 2016







Interstage Buffers

- Need independent stages for pipelining to work
- All pipeline stages are to take the same amount of time
 - The clock period must accommodate the slowest stage delay
 Once finished, faster stages sit idle till the end of a clock cycle
- Challenge: partition system into balanced stages
- Pipelining improves throughput, not latency
- Latency: time to completely execute a certain operation
- Throughput: amount of work done over a period of time

Control signals for different stag


Fall 2016


UVic - CENG 355 - Concu Fall 2016


Source/destination register identifiers and other information Datapath operands and results

Data Hazards

- Consider two successive instructions I; and I;+1
- Assume that the destination register of I_i is the same as the source registers of I_{j+1}
 - Problem: I, is writing its result to the destination register in cycle 5 (I_j's **Write**), but pipelined I_{j+1} is reading that register in cycle 3 (I_{j+1}'s **Decode**)
 - Solution: stall (delay) IH1 until II writes its result







9


Another Example I

DOF

W X

WB X B

4 WB X DOF



Note: 7 instructions may take only 10 cycles! (as opposed to 28 cycles without pipelining)

UVic - CENG 355 - Concurrency


Fall 2016


Decoding and operand fetch Execution (arithmetic/memory) Write-back to register file


DOF EX WB

Instruction fetch

Щ








Conditional Branch Prediction I

- while the following instruction is always fetched Branch outcome is decided in Decode stage,
- discarded, or it may be a NOP (delayed branching) <u>Problem</u>: the following instruction may have to be
- Solution: instead of discarding the following instruction, we predict branch decision in **Fetch** stage, anticipating the next actual instruction
- Dynamic branch prediction
- Simplest approach: use most recent outcome for likely taken (LT) or likely not-taken (LNT)
- For branch at end of loop, we mispredict in the last pass, and in the first pass if loop is re-entered
 - Better approach: use strongly/likely taken/not-taken states (ST, LT, SNT, LNT) to avoid misprediction

UVic - CENG 355 - Conc

Fall 2016



Parallel Programming


- The programmer has the responsibility to partition overall computation into tasks and to specify how they are executed in parallel
- Two issues for parallel programming:
- Enabling execution on multiple processors
- Determining task completion (synchronization)
- = program and its current state Recall: process
- Each process has a corresponding thread, which is an independent path of execution
- For efficient handling of multiple threads, processors Context switching between threads becomes less punitive can use hardware multithreading

UVic - CENG 355 - Concur


Fall 2016

23

Conditional Branch Prediction II



Superscalar Processing Beyond




Multithreading

- Thread creation = issue a system call to OS (e.g., thread) with a subroutine pointer as a parameter
- New thread executes that subroutine, calls others (if necessary) using its own stack for local variables
- Global variables shared with other threads
- Hardware multithreading:
- Hardware includes multiple sets of registers, including multiple program counters, stack pointers, etc
- Each set of registers is dedicated to a different thread
 - No time is wasted saving/restoring registers
- Context switch involves simply changing a hardware pointer to the active set of registers

UVic - CENG 355 - Concu Fall 2016

Multithreading



- One method to determine when threads complete their tasks is a **barrier** routine
- The barrier forces threads to wait until all of them have reached the point where this routine is called
 - Threads at the barrier enter a busy-wait loop until the last one arrives to signal all to continue

UVic - CENG 355 - Concurrency Fall 2016

25

4 Processors (Shared Memory)

```
/* Get unique identifier for this thread. */
/* Determine start/end using thread identifier. */
/* N is assumed to be evenly divisible by P. */
                                                                                                                               /* Vectors for computing the dot product. */
/* Array of results computed by threads. */
/* Shared variable to support barrier synchronization.
                                                                                                                                                                                                                                                                                                                                                                                                                                                   /* Save result in array. */
/* Synchronize with other threads. */
  /* Routines for input/output. */
/* Routines for thread creation/synchronization.
                                                              /* Number of elements in each vector. */ /* Number of processors for parallel execution.
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             UVic - CENG 355 - Concurrency
                                                                                                                                                                                                                                                                                                                  my_id = get_my_thread_id ():

start = (NIP) * my_id;

end = (NP) * (my_id + 1) - 1;

s = 0.0;

for (i = start; i <= end; i++)

s = s + s[i] * b[i];

parial_sums[my_id] = s;
                                                                                                                                                                                                               ParallelFunction (void)
                                                                                                                                                                                                                                                          int my_id, i, start, end;
double s;
                                                                                                                             a[N], b[N];
partial_sums[P];
bar;
< stdio.h>
"threads.h"
                                                                100
#include
                                                                #define
#define
                                                                                                                             double
double
Barrier
                                                                                                                                                                                                             void
{
```

Mutex: Mutual Exclusion

- Critical sections
- other concurrent processes that potentially could access to be executed atomically, i.e., without interference from Critical sections are code segments of a given process the same (shared) resources
- Mutex
- Mutex is a global (shared) variable indicating whether it is "locked" or "unlocked"
- A process must "lock" an appropriate mutex before entering a critical section, and then "unlock" it when exiting that critical section
 - requesting process waits until that mutex is "unlocked" If a mutex is already "locked" by another process, the

UVic - CENG 355 - Concurr

Fall 2016

UVic - CENG 355 - Concurrency

Fall 2016

59

Programming Example

```
/* Vectors for computing the dot product. */
                                           /* Number of elements in each vector.
                                                                                                                                                                                                                                                                                                 for (i = 0; i < N; i++)
  dot_product = dot_product + a[i] * b[i];
printf ("The dot product is %g\n", dot_product);</pre>
                                                                                                                                                                                                                                                       < Initialize vectors a[], b[] – details omitted.>
/* Routines for input/output.
                                                                                                                                                                                                                                                                                                                                                                                                    UVic - CENG 355 - Concurrency
                                                                                                                                                                                                        double dot_product;
                                                                                                                                                                                                                                                                               dot_product = 0.0;
                                                                                        a[N], b[N];
                                                                                                                                       main (void)
< stdio.h>
                                           100
                                           Z
#include
                                           #define
                                                                                        double
                                                                                                                                       void
                                                                                                                                                                                                                                                                                                                                                                                                    Fall 2016
```

4 Processors (Shared Memory) II

```
28
                                                                                                                                                                                                                                                                                             /* After barrier synchronization, compute final result.
                                                                                                                                                                                                                                                                /* Main thread also joins parallel execution.
                                                                                                                                                                                                         /* Create P - 1 additional threads. */
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  UVic - CENG 355 - Concurrency
                                                                                                                                                                                                                                                                                                                                                                                       printf ("The dot product is %g\n", dot_product);
                                                                                                                                                                                                                                                                                                                                                           dot_product = dot_product + partial_sums[i];
                                                                                                                                             < Initialize vectors a[], b[] - details omitted.>
                                                                                                                                                                                                                                  create_thread (ParallelFunction);
                                                                                                                                                                                                                                                                                                dot_product = 0.0;
for (i = 0; i < P; i++)
                                                                                                                                                                                                           for (i = 1; i < P; i++)
                                                                                      double dot_product;

→ init_barrier (&bar);
                                                                                                                                                                                                                                                                  ParallelFunction();
main (void)
                                                           int i.
                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  Fall 2016
  void
```

Example POSIX Pthreads

```
/* The following structure contains the necessary information to allow the function "dotprod" to access its input data and place its output into the structure.   
*/
                                                                                                                                                                                                                                                                                                                                                    accessible variables and a mutex */
                                                                                                                                                                                                                                                                                                                                                                                       #define NUMTHRDS 4
#define VECLEN 100
DOTDATA dotstr;
pthread_t caltThd[NUMTHRDS];
pthread_mutex_t mutexsum;
#include <pthread.h;
#include <stdio.h>
#include <stdlib.h>
                                                                                                                                                                                                                                                                                                                                                    /* Define globally
                                                                                                                                                                                            typedef struct
                                                                                                                                                                                                                                                                                       int v
DOTDATA;
                                                                                                                                                                                                                                 double
double
double
```

POSIX Pthreads Example II

POSIX Pthreads Example IV

```
int main (int argc, char *argv[])
{
    long i;
    double *a, *b;
    void *status;
    pthread_attr_t attr;

    /* Assign storage and initialize values */
    a = (double*) malloc (NUWTHRDS*VECLEN*sizeof(double));
    b = (double*) malloc (NUWTHRDS*VECLEN*sizeof(double));
    for (i=0; i
// (i=0; i)
// (i=0; i)<
```

Flynn's Taxonomy I

- SISD: Single-Instruction Single-Data
- A single processing unit (PU) executes a single stream of instructions operating on a single data stream
- SIMD: Single-Instruction Multiple-Data
- Multiple PUs execute the same stream of instructions, but each PU works with its own data stream
 - MISD: Multiple-Instruction Single-Data
- Multiple PUs work with the same data stream, but each processor executes its own instruction stream
- MIMD: Multiple-Instruction Multiple-Data
- Multiple PUs execute multiple instruction streams operating on multiple data streams

Fall 2016 UVic - CENG 355 - Concurrency

35

POSIX Pthreads Example III

```
/*
Perform the dot product and assign result
to the appropriate variable in the structure.
*/
mysum = 0;
for (i=start; i<end ; i++)
{
    mysum += (x[i] * y[i]);
}


Lock a mutex prior to updating the value in the shared
    structure, and unlock it upon updating.
    /*
    pthread mutex_lock (&mutexsum);
    pthread_mutex_lock (&mutexsum);
    pthread_exit((void*) 0);
}

Fal 2016

UNO.-CENG 355.COMOUNTEROW
```


POSIX **Pthreads** Example V

Flynn's Taxonomy II




Fall 2016 UVIc - CENG 355 - Concurrency

Flynn's Taxonomy III



Shared Memory: Memory Memory Uniform Memory Access (DMA) Memory Architecture I Bus UVic - CENG 355 - Concurrency Memory CPU Memory Shared Memory: Nonuniform Access (NUMA) Memory Fall 2016

Memory Architecture



Write-Back Protocol

- Initially, main memory is the owner of all blocks
- Memory retains ownership of any block cached on read
- Some processor wants to write to its cached block
- Once the block's owner, processor can modify the block a request to invalidate block's copies cached elsewhere Processor must obtain ownership first, by broadcasting
 - without having to write to main memory or other caches
 - Read request from another processor

Current owner sends block's copy to requester and memory

Current owner sends block's copy to requester and invalidates

Write request from another processor

Main memory reacquires block's ownership

Requesting processor acquires block's ownership

UVic - CENG 355 - Concu

Fall 2016

Cache Coherence

- processors to access the same address locations Multiprocessors with shared memory allow
- If each processor has a cache, there may be multiple copies of the same shared data
- caches will then have incorrect (old) copies that must be When one processor writes to its cache, all other either updated or invalidated
- shared data copies residing in multiple caches Cache coherence = enforcing consistency of
- Example: snoopy caching (bus-based multiprocessors)


Example: ownership-based write-back policy

- Example: directory-based coherence
 Large-scale distributed-memory systems only Fall 2016

Snoopy Caching I

- Broadcasting of requests for cache coherence is most easily accomplished on a single bus
- Cache controller for each processor snoops (observes) transactions and reacts to enforce coherence
- without interfering with processor's own cache accesses Duplicate tags are used to support cache snooping
 - Each cache block has 4 basic states (<u>MESI)</u>
- Modified: this block is the only copy cached from main memory, and it has been modified
- Exclusive: this block is the only copy cached from main memory, and it has NOT been modified
- Shared: this block is one of multiple cached copies, and it has NOT been modified
 - Invalid: this block is an invalid copy Fall 2016

Snoopy Caching II



Amdahl's Law

- Speedup = 1/(1 f_{enhanced} + f_{enhanced}/S_{enhanced})
 S_{enhanced} ideal speedup achievable due to enhancement
- fenhanced fraction of computational time improved due to enhancement
 - Fraction of computational time NOT improved: 1 fenhanced Enhancement: 1 processor → P processors
 - Assume: f = <u>parallelizable</u> fraction of computation
 - Speedup = 1/(1 f + f/P) = P/(P f(P 1))
- Example:
- **P** = 16, $\mathbf{f} = 0.7$, **Speedup** = 2.91
- **P** = 64, **f** = 0.7, **Speedup** = 3.22
- Marginal improvement from 2.91 to 3.22 \leftarrow f is very important!

UVic - CENG 355 - Concurrency

Fall 2016