Assignment 1

Due October 1, 12:59pm

NOTE: Late submissions will **NOT** be accepted. Please put your solutions in the CENG 355 **drop-box** (ELW, second floor) – they will be collected at **13:00**.

1. [10 points] The textbook's microcontroller below is responsible for 2 tasks: (1) conditionally incrementing the displayed digit every second, and (2) keeping track of the **E** and **D** switches: pressing **E** enables the process of incrementing the digit every second, while pressing **D** disables that process. Write the corresponding C program, assuming that the **first task** is the ISR whose address is stored at location **0x20**, and the **second task** is the main program. Assume that bit **PSR[6]** is the processor's interrupt-enable bit, and **Port B** is always ready to receive data from the processor. Initially, the 7-segment display shows **0**, and it is not being incremented.

- *Main Program*: If **D** has been pressed, the digit is not allowed to increment every second (until **E** is pressed). If **E** has been pressed, the digit is allowed to increment every second (until **D** is pressed).
- *ISR*: The 100-MHz Counter/Timer must be configured to generate interrupts every second. The displayed digit must be incremented, provided that **E** was pressed last (i.e., the process of incrementing the digit is enabled). If **D** was pressed last, the displayed digit is unchanged (i.e., the process of incrementing the digit is disabled).

Note: Incrementing **9** gives **0**.



2. [10 points] Recall **Question 1**, where the microcontroller was performing 2 tasks: (1) conditionally incrementing the displayed digit every second, and (2) keeping track of the **E** and **D** switches: pressing **E** enabled the process of incrementing the digit every second, while pressing **D** disabled that process. For this question, write the corresponding C program, assuming that the **first task** is the main program, and the **second task** is the ISR whose address is stored at location **0x20**. Assume that bit **PSR[6]** is the processor's interrupt-enable bit, and **Port B** is always ready to receive data from the processor. Initially, the 7-segment display shows **0**, and it is not being incremented.

- *Main Program*: The displayed digit must be incremented every second, provided that **E** was pressed last (i.e., the process of incrementing the digit is enabled). If **D** was pressed last, the displayed digit is unchanged (i.e., the process of incrementing the digit is disabled). Required 1-second timeouts must be implemented using the 100-MHz Counter/Timer. **Note:** Incrementing **9** gives **0**.
- *ISR*: **Port B** must be configured to generate interrupts whenever **PBIN** is updated. If **D** has been pressed, the digit is not allowed to increment every second (until **E** is pressed). If **E** has been pressed, the digit is allowed to increment every second (until **D** is pressed).

3. [5 points] Assume that some I/O device has the maximum data transfer rate of $\mathbf{R_{I/O} = 4\ MB/s}$. During DMA, the data is transferred in blocks of $\mathbf{d_{I/O\text{-}DMA} = 4\ KB}$ at a time. To initiate a DMA transfer, the CPU takes $\mathbf{N_{DMA\text{-}start} = 1{,}600}$ clock cycles; to complete it, the CPU takes $\mathbf{N_{DMA\text{-}end} = 800}$ clock cycles. If polling is used, the data is transferred in blocks of $\mathbf{d_{I/O} = 32\ B}$ at a time, when the device is ready. To perform a poll, the CPU takes either $\mathbf{N_{poll\text{-}ready} = 800}$ clock cycles (when the device is ready), or $\mathbf{N_{poll\text{-}not\text{-}ready} = 400}$ clock cycles (when the device is not ready). At what activity percentage of the I/O device does the DMA cost become **400 times** cheaper than the polling cost?