```
`timescale 1ns / 1ps
// Company:
// Engineer:
// Create Date: 11/30/2020 05:44:46 PM
// Design Name:
// Module Name: Top Level
// Project Name:
// Target Devices:
// Tool Versions:
// Description:
//
// Dependencies:
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
module Top Level(
   input clkin, btnC, btnL, btnD, btnR,
   input [15:0] sw,
   output [15:0] led,
   output [6:0] seg,
   output [3:0] an,
   output dp
   );
   //CLK Global
   wire clk, digsel, qsec;
   lab6 clks global clk(.clkin(clkin), .greset(btnR), .qsec(qsec), .clk(clk),
.digsel(digsel));
   //Edge Detection
   wire Clear, Test;
   Edge Detector Button C(.clk(clk), .Btn(btnC), .out(Clear));
   Edge Detector Button L(.clk(clk), .Btn(btnL), .out(Test));
   //FSM
   wire ledinput, lednprime, ledprime, flash, ShowIn, ShowDiv, prime, nprime, start;
   State Machine FSM(.clk(clk), .btnC(Clear), .btnL(Test), .btnD(btnD),
```

```
.Prime(prime), .NPrime(nprime), .LED Input(ledinput),
           .LED nprime(lednprime), .LED_prime(ledprime), .Show_In(ShowIn),
.Show Div(ShowDiv), .Flash(flash), .Start(start));
          // Input Module
          wire [15:0] Q;
          counterUD16L input mode(.clk(clk), .din(sw), .LD(ShowIn), .Q(Q));
          //Divider
         wire [15:0] divisor;
          wire [15:0] quotient;
          Divider Dividermod(.clk(clk), .Start(start), .Input(Q), .Q_out(quotient),
.Clear(ShowIn), .Div out(divisor), .NPrime(nprime), .Prime(prime));
          //LED Control
          Led Selector leds(.clk(clk), .qsec(qsec), .in(ledinput), .prime(ledprime),
.nprime(lednprime&~ShowDiv), .div(ShowDiv&lednprime), .working(start), .ledin(led));
          //Blinker
          wire [15:0] TC Out;
          counterUD16L Time(.clk(clk), .Up(qsec), .Q(TC Out));
         //Display Module
         wire [3:0] ring;
          wire [3:0] Inputs;
          wire [15:0] Out;
          Out Selector out(.In(Q), .Div(divisor),
.main((ShowIn|ledprime|lednprime)&~ShowDiv), .div(ShowDiv&lednprime), .out(Out));
//
               assign Out =
(Q[15:0] & \{16\{ShowIn\}\}) | (Q[15:0] & \{16\{ledprime\}\}) | (Q[15:0] & \{16\{lednprime\}\}) | (divisor[1]) | (Q[15:0] & \{16\{ShowIn\}\}) |
5:0] & {16{ShowDiv}});
          Ring Counter Ring(.start(digsel), .clk(clk), .out(ring));
          Selector Select(.sel(ring), .N(Out), .H(Inputs));
          Segment Display Display(.n(Inputs), .sego(seg));
          assign an [0] = \sim (ring[0] \& (\sim flash | \sim TC Out[0]));
          assign an[1] = \sim (ring[1] \& (\sim flash | \sim TC Out[0]));
          assign an[2] = \sim (ring[2] \& (\sim flash | \sim TC Out[0]));
          assign an[3] = \sim (ring[3] \& (\sim flash | \sim TC Out[0]));
          assign dp = 1'b1;
```

