Lab 4 Simon Carballo 1618309 11/13/2020 Section D

Write Up

- Description: In this lab we were asked to design and implement D flip-flop counters for our sequential circuit. The counters are used to create a 16-bit counter that can increment, decrement and load values. These values are operated with buttons, and switches that.
 The outputs for the design will be LEDs to detect UTC, DTC, and load values as well as the four segment displays.
- **Design:** For this design we have the Top Level that calls to 7 subsections which includes: Clock, Edge_Detector(Up, Dw), 16-bit Counter, Ring Counter, Selector, and the Segment_Display Converter. As we go over each subsection we will look more into depth of how each section is designed.

- Clock:

This code is provided by the lab manual so I do not know how to go into depth on every detail. Basically this module is the global clock and reset for all of the counters in the Top_Level. It takes in the inputs of clkin from the constraint file, and manipulates it to become the net clk for the sequential design. We also use this to get Dig sel for the ring counter (Explained in Ring Counter Module).

- <u>Edge_Detector:</u>

The Edge Detector is used to input Up and Dw into the 16-bit counter. The Edge Detector will generate a high value for one clock cycle if the past two inputs consist of a 0 followed by a 1. Basically, if the BtnU or BtnD is pressed, it will output one high value which feeds into the counter.

- 16-bit Counter:

Assuming that we know how adders work, we will be using 4 counters of 4 bits to create the model for a 16-bit counter.

- 4-bit counter

The four bit counter is created using 4 D flipflops which are connected together using a boolean expression found by creating a truth table:

| | Present State | | | Next State $ Up = 1 Dw = 0$ | | | Next State Up = 0 Dw = 1 | | | | | |
|-----|---------------|----|----|------------------------------|----|----|----------------------------|----|----|----|----|----|
| Val | Q3 | Q2 | Q1 | Q0 | D3 | D2 | D1 | D0 | D3 | D2 | D1 | D0 |
| 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 1 | 1 |

| 1 | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 |
|----|---|---|---|---|---|---|---|---|---|---|---|---|
| 2 | 0 | 0 | 1 | 0 | 0 | 0 | 1 | 1 | 0 | 0 | 0 | 1 |
| 3 | 0 | 0 | 1 | 1 | 0 | 1 | 0 | 0 | 0 | 0 | 1 | 0 |
| 4 | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | 1 |
| 5 | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 0 | 0 | 1 | 0 | 0 |
| 6 | 0 | 1 | 1 | 0 | 0 | 1 | 1 | 1 | 0 | 1 | 0 | 1 |
| 7 | 0 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 1 | 1 | 0 |
| 8 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | 1 | 0 | 1 | 1 | 1 |
| 9 | 1 | 0 | 0 | 1 | 1 | 0 | 1 | 0 | 1 | 0 | 0 | 0 |
| 10 | 1 | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 1 | 0 | 0 | 1 |
| 11 | 1 | 0 | 1 | 1 | 1 | 1 | 0 | 0 | 1 | 0 | 1 | 0 |
| 12 | 1 | 1 | 0 | 0 | 1 | 1 | 0 | 1 | 1 | 0 | 1 | 1 |
| 13 | 1 | 1 | 0 | 1 | 1 | 1 | 1 | 0 | 1 | 1 | 0 | 0 |
| 14 | 1 | 1 | 1 | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 0 | 1 |
| 15 | 1 | 1 | 1 | 1 | 0 | 0 | 0 | 0 | 1 | 1 | 1 | 0 |

- With this truth table I used Kmaps to find the boolean expression for the next state(D).

- Example: Down State

| D3 | | | | | |
|----|---|---|---|--|--|
| 1 | 0 | 1 | 0 | | |
| 0 | 0 | 1 | 1 | | |
| 0 | 0 | 1 | 1 | | |
| 0 | 0 | 1 | 1 | | |

- $D3 = Q1Q2+Q1Q4+Q1Q3+\sim Q1\sim Q2\sim Q3\sim Q4$

| D2 | | | | | |
|----|---|---|---|--|--|
| 1 | 0 | 0 | 1 | | |

| 0 | 1 | 1 | 0 |
|---|---|---|---|
| 0 | 1 | 1 | 0 |
| 0 | 1 | 1 | 0 |

$$D2 = \sim Q2 \sim Q4 \sim Q3 + Q4Q2 + Q3Q2$$

| D1 | | | | | |
|----|---|---|---|--|--|
| 1 | 1 | 1 | 1 | | |
| 0 | 0 | 0 | 0 | | |
| 1 | 1 | 1 | 1 | | |
| 0 | 0 | 0 | 0 | | |

- D1 =
$$\sim$$
Q4 \sim Q3+Q4Q3

| D0 | | | | | | |
|----|---|---|---|--|--|--|
| 1 | 1 | 1 | 1 | | | |
| 0 | 0 | 0 | 0 | | | |
| 0 | 0 | 0 | 0 | | | |
| 1 | 1 | 1 | 1 | | | |

- $D0 = \sim Q4$
- By evaluating these maps we can now grasp a pattern to minimize these boolean expressions using the following formula:
 - $Qn^{(\Sigma Qn-1)}$
- Therefore we can make these boolean expressions:
 - $d0 = ((q0^{(Up|Dw)})\&\sim LD)|LD\&Din[0];$
 - $d1 = ((q1^{(Up&q0)}|(Dw&\sim q0)))&\sim LD)|LD&Din[1];$
 - $d2 = ((q2^{(Up\&q0\&q1)}|(Dw\&\sim q0\&\sim q1)))\&\sim LD)|LD\&Din[2];$
 - d3 = ((q3^((Up&q0&q1&q2)|(Dw&~q0&~q1&~q2)))&~LD)|LD&Din[3];
- On top of the formula we covered, you also see the integration of LD, Din, Up and Dw. You could integrate this into your truth table, but I found it easier to add the inputs after the fact to better understand the expression.
- The LD will decide whether or not the counters will be loaded with values from the SW input (Din).

- Finally to make this an official adder we need the sum and the cout which is expressed as Q[3:0] for sum and UTC, DTC for cout. The UTC and DTC is made by anding the sum or nanding the sums.
- In order to make this an official 16-bit adder we call 4 4-bit counting modules and connect them together using wires. Using the UTC and DTC as inputs for the next 4-bit module

- Ring Counter:

The ring counter is used as encode to create a one-hot/single active in 4-bit bus. This is used to set values for the selector. The module is created using a start(CE) and the clock(clk) which iterates through 4 flip flops as one state. In order to do this we connect the 4 flip flops in a complete loop and initialize one of the flip flops. This way we would get the outputs 0001, 0010, 0100, 1000, repeat.

- <u>Selector:</u>

The selector is used to select a segment of it's inputs and output it with it's respective weight. This module is made with just boolean expressions with the inputs being the ring counter and the 16-bit counter and the output being the input to a seven_segment converter. As we review above the ring counter will feed a set of 4-bits with one active bit therefore giving it a state value for a certain part of the 16-bit you want to pass through. In this case, we want to pass through every 4-bits of the counter starting from 0. In pseudo code, it looks like this:

- H is N[15:12] when sel=(1000)
- H is N[11:8] when sel=(0100)
- H is N[7:4] when sel=(0010)
- H is N[3:0] when sel=(0001)


When we put it in verilog it looks like this:

- $H = (N[15:12] & {4{(sel[3] \& \sim sel[2] \& \sim sel[1] \& \sim sel[0])}})$
- $(N[11:8] & {4{(\sim sel[3] \& sel[2] \& \sim sel[1] \& \sim sel[0])}})$
- $(N[7:4] \& \{4\{(\sim sel[3] \& \sim sel[2] \& sel[1] \& \sim sel[0])\}\})$
- $(N[3:0] \& \{4\{(\sim sel[3] \& \sim sel[2] \& \sim sel[1] \& sel[0])\}\});$

- Seven Segment Converter:

Finally we have the Seven Segment Converter. This module has been reviewed in previous lab reports and it works exactly the same. It takes in 4 inputs and uses boolean expressions to output the proper values to its respective segments.

- <u>Top Level:</u>



In this Diagram you can see how each module is connected with each other to make the sequential circuit work. It may seem like there is only one segment display, and that is because the ring counter is also connected to the 4 segments(an) which displays the proper values according to the state of the counter.

- Testing & Simulation:

This was a very stressful lab as it is the first use of clocks. This meant that there were timing loop errors to account for. Timing loops are accidentally created by creating a pathway that can loop back into itself. This error is common, and could cause many hours of stressful digging to find the problem. My design had a system loop which prevented me from running simulations until the weekend when I figured out the cause. Simulations were run with the provided test fill, and making the necessary adjustments to test other functions. One of the TAs was a great help in explaining how to debug specific wires with the simulation which really helped figure out the small undetectable problems in my design.

- Results:

- 1. By holding down btnR the display an[3:1] goes dark. This is basically caused by resetting all of the counters. Meaning that the clk will stay at a constant low leaving the ring counter to only display a single display. I only think this is the reason because the output of the ring counter is the power to the displays.
- 2. When switching from clk to the fastclk, the displays an[3:1] are dimmer, this is most likely because of the speed it is oscillating. This can be proven by hitting btnC, which counts to the Max FFFC immediately. On top of that the Up and Dw sometimes skips a number because of how fast the clock is oscillating creating a glitch in the edge detector.

- Conclusion:

In conclusion I learned how to design a sequential circuit of D Flip Flop Counters, that can be used to store information and display through multiple seven segments. I better understand how to create a truth table for the counters and the benefits to having counters. I did feel a lot of frustration with the amount of errors I had to deal with during the designing process so I should learn to better organize my code for ease of future troubleshooting.

```
`timescale 1ns / 1ps
// Company:
// Engineer:
// Create Date: 11/03/2020 02:06:48 AM
// Design Name:
// Module Name: Top Level
// Project Name:
// Target Devices:
// Tool Versions:
// Description:
//
// Dependencies:
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
module Top Level(
   input clkin, btnR, btnC, btnU, btnD, btnL,
   input [15:0] sw,
   output [15:0] led,
   output [6:0] seg,
   output [3:0] an,
   output dp
   );
   wire clk;
   wire Digwire;
   wire [15:0] Q;
   wire t1, t2, t3;
   wire up, dw;
   wire utc, dtc;
   wire [3:0] c;
   wire [3:0] r;
   wire fclk;
  assign an = \sim r;
//
   assign UTC = utc;
//
   assign DTC = dtc;
   assign dp = \sim ((utc|an[3]) & (dtc|an[0]));
```

```
assign led[14:1] = sw[14:1];
   assign led[15]=dtc;
   assign led[0]=utc;
   //Clock
   lab4_clks clock(.clkin(clkin), .greset(btnR), .clk(clk), .fastclk(fclk),
.digsel(Digwire));
   ClockCase\ ClockButton(.Btn(btnC), .clk(clk), .Q(Q), .out(t1));
   Edge Detector UpButton(.Btn(btnU), .clk(clk), .out(t2));
   assign up = (t2 | btnC \& (\&Q[15:2]));
   Edge_Detector DownButton(.Btn(btnD), .clk(clk), .out(t3));
   assign dw = t3;
   counterUD16L Counter(.clk(fclk), .Up(up), .Dw(dw), .LD(btnL), .din(sw), .Q(Q),
.UTC(utc), .DTC(dtc));
   Ring Counter Ring(.start(Digwire), .clk(clk), .out(r));
   Selector Select(.sel(r), .N(Q), .H(c));
   Segment Display Display(.n(c), .sego(seg));
```

```
`timescale 1ns / 1ps
// Company:
// Engineer:
// Create Date: 11/03/2020 02:04:10 AM
// Design Name:
// Module Name: counterUD16L
// Project Name:
// Target Devices:
// Tool Versions:
// Description:
//
// Dependencies:
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
module counterUD16L(
   input clk, Up, Dw, LD,
   input [15:0] din,
   output UTC, DTC,
   output [15:0] Q
   );
   wire u1, u2, u3, u4;
   wire d1, d2, d3, d4;
   wire Up1, Up2, Up3;
   wire Dw1, Dw2, Dw3;
   countUD4L counter1(.clk(clk), .Up(Up), .Dw(Dw), .LD(LD), .Din(din[3:0]),
.Q(Q[3:0]), .UTC(u1), .DTC(d1));
   assign Up1 = u1&Up&~Dw;
   assign Dw1 = d1&~Up&Dw;
   countUD4L counter2(.clk(clk), .Up(Up1), .Dw(Dw1), .LD(LD), .Din(din[7:4]),
.Q(Q[7:4]), .UTC(u2), .DTC(d2));
   assign Up2 = u1&u2&Up&~Dw;
   assign Dw2 = d1&d2&\sim Up&Dw;
   countUD4L counter3(.clk(clk), .Up(Up2), .Dw(Dw2), .LD(LD), .Din(din[11:8]),
.Q(Q[11:8]), .UTC(u3), .DTC(d3));
   assign Up3 = u1&u2&u3&Up&~Dw;
   assign Dw3 = d1&d2&d3&\sim Up&Dw;
```

```
countUD4L counter4(.clk(clk), .Up(Up3), .Dw(Dw3), .LD(LD), .Din(din[15:12]),
.Q(Q[15:12]), .UTC(u4), .DTC(d4));

assign UTC = u1&u2&u3&u4;
assign DTC = d1&d2&d3&d4;
```

```
`timescale 1ns / 1ps
// Company:
// Engineer:
//
// Create Date: 11/02/2020 10:48:48 PM
// Design Name:
// Module Name: countUD4L
// Project Name:
// Target Devices:
// Tool Versions:
// Description:
//
// Dependencies:
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
module countUD4L(
   input clk, Up, Dw, LD,
   input [3:0] Din,
   output [3:0] Q, // uncomment this line if you want Q as an output
   output UTC, DTC
   );
   //wire [1:0] Q; // comment this line if you want Q as an output
   wire d0, d1, d2, d3;
   wire q0, q1, q2, q3;
   wire t1;
   assign t1 = (LD|Up^Dw);
   assign Q = \{q3, q2, q1, q0\};
   assign d0 = ((q0^{(Up|Dw)}) & \sim LD) | LD & Din[0];
   assign d1 = ((q1^{(Up&q0) | (Dw&~q0))) &~LD) | LD&Din[1];
   assign d2 = ((q2^{(Up&q0&q1)} | (Dw&~q0&~q1))) &~LD) | LD&Din[2];
   assign d3 = ((q3^{(Up&q0&q1&q2)} | (Dw&~q0&~q1&~q2))) &~LD) | LD&Din[3];
   //assign d0 = ((~Q[0]\&Up\&~Dw)|(~Q[4]\&~Up\&Dw))\&~LD | LD\&Din[0];
   //assign d1 = (((Q[1]^Q[0]) \& Up \& Dw) | (((~Q[4] \& Q[3]) | (Q[4] \& Q[3])) \& Up \& Dw)) \& LD |
LD&Din[1];
   //assign d2 =
```

```
((((Q[2]\&\sim Q[0])|(Q[2]\&\sim Q[1])|(\sim Q[2]\&Q[1]\&Q[0]))\&Up\&\sim Dw)|(((\sim Q[2]\&\sim Q[3]\&\sim Q[4])|(Q[4]\&\sim Q[4]))
Q[2]) | (Q[3] & Q[2])) & \sim Up & Dw)) & \sim LD | LD & Din[2];
              //assign d3 =
 ((((Q[3]\&\sim Q[2])|(Q[3]\&\sim Q[0])|(Q[3]\&\sim Q[1])|(\sim Q[3]\&Q[2]\&Q[1]\&Q[0]))\&Up\&\sim Dw)|((((Q[1]\&Q[0])|(\sim Q[3]\&\sim Q[1]))|(\sim Q[3]\&\sim Q[1])))\&Up\&\sim Dw) | ((((Q[1]\&Q[0])|(\sim Q[3]\&\sim Q[1]))|(\sim Q[3]\&\sim Q[1]))) | ((((Q[1]\&Q[0])|(\sim Q[3]\&\sim Q[1]))|(\sim Q[3]\&\sim Q[1])) | ((((Q[1]\&Q[0]))|(\sim Q[3]\&\sim Q[1]))|(\sim Q[3]\&\sim Q[1])) | (((((Q[1]\&Q[0]))|(\sim Q[1]))|(\sim Q[1])|(\sim Q[1])|(
[2]) | (Q[1] &Q[4]) | (Q[1] &Q[3]) | (~Q[1] &~Q[2] &~Q[3] &~Q[4])) &~Up &Dw))) &~LD | LD &Din[3];
              //assign d1 = ((Q[0]^((Up&\sim Dw)|(\sim Up&Dw))))&\sim LD | LD&Din[0];
              //assign d2 = ((Q[1]^{(Up&\sim Dw&Q[0]) | (\sim Up&Dw&\sim Q[0])))) &\sim LD | LD&Din[1];
              //assign d3 = ((Q[2]^((Up&\sim Dw&Q[0]&Q[1])|(\sim Up&Dw&\sim Q[0]&\sim Q[1]))))&\sim LD | LD&Din[2];
              //assign d4 = ((Q[3]^{(Up&\sim Dw&Q[0]&Q[1]&Q[2])} | (\sim Up&Dw&\sim Q[0]&\sim Q[1]&\sim Q[2])))) &\sim LD
| LD&Din[3];
              FDRE #(.INIT(1'b0)) Q0 FF (.C(clk), .R(1'b0), .CE(t1), .D(d0), .Q(q0));
              FDRE #(.INIT(1'b0)) Q1 FF (.C(clk), .R(1'b0), .CE(t1), .D(d1), .Q(q1));
              FDRE #(.INIT(1'b0)) Q2 FF (.C(clk), .R(1'b0), .CE(t1), .D(d2), .Q(q2));
              FDRE #(.INIT(1'b0)) Q3 FF (.C(clk), .R(1'b0), .CE(t1), .D(d3), .Q(q3));
              assign UTC = Q[3] \& Q[2] \& Q[1] \& Q[0];
              assign DTC = \sim Q[3] \& \sim Q[2] \& \sim Q[1] \& \sim Q[0];
```

```
`timescale 1ns / 1ps
// Company:
// Engineer:
// Create Date: 01/25/2018 11:19:41 AM
// Design Name:
// Module Name: lab4 clks
// Project Name:
// Target Devices:
// Tool Versions:
// Description:
//
// Dependencies:
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
module lab4 clks(
   input clkin,
   input greset, //btnR
   output clk, // system clock for Lab 4
   output digsel, // signal to advance ring counter for display
   output fastclk);
     wire clk int;
     assign fastclk = clk int;
     clk wiz 0 my clk inst (.clk out1(clk int), .reset(greset), .locked(),
.clk in1(clkin));
     clkcntrl4 slowclk (.clk int(clk int), .seldig(digsel), .clk out(clk));
     STARTUPE2 #(.PROG USR("FALSE"), // Activate program event security feature.
Requires encrypted bitstreams.
                  .SIM CCLK FREQ(0.0) // Set the Configuration Clock
Frequency(ns) for simulation.
            STARTUPE2 inst (.CFGCLK(), // 1-bit output: Configuration main clock
output
                          .CFGMCLK(), // 1-bit output: Configuration internal
oscillator clock output
                                    // 1-bit output: Active high output signal
                          .EOS(),
```

```
indicating the End Of Startup.
                             .PREQ(),// 1-bit output: PROGRAM request to fabric
output
                             .CLK(), // 1-bit input: User start-up clock input
                             .GSR(greset), // 1-bit input: Global Set/Reset input
(GSR cannot be used for the port name)
                             .GTS(), // 1-bit input: Global 3-state input (GTS
cannot be used for the port name)
                             .KEYCLEARB(), // 1-bit input: Clear AES Decrypter Key
input from Battery-Backed RAM (BBRAM)
                             .PACK(), // 1-bit input: PROGRAM acknowledge input
                             .USRCCLKO(), // 1-bit input: User CCLK input
                             .USRCCLKTS(), // 1-bit input: User CCLK 3-state enable
input
                              .USRDONEO(), // 1-bit input: User DONE pin output
control
                             .USRDONETS() // 1-bit input: User DONE 3-state enable
output
                            ); // End of STARTUPE2 inst instantiation
endmodule
module clk wiz 0
(// Clock in ports
 // Clock out ports
 output
        clk out1,
 // Status and control signals
 input
              reset,
 output locked,
        clk in1
 input
);
 // Input buffering
 //-----
wire clk in1 clk wiz 0;
wire clk in2 clk wiz 0;
 IBUF clkin1 ibufg
  (.O (clk in1 clk wiz 0),
   .I (clk in1));
 // Clocking PRIMITIVE
 // Instantiation of the MMCM PRIMITIVE
    * Unused inputs are tied off
```

```
//
      * Unused outputs are labeled unused
            clk out1 clk wiz 0;
wire
            clk out2 clk wiz 0;
wire
            clk out3 clk wiz 0;
wire
            clk out4 clk wiz 0;
wire
            clk out5 clk wiz 0;
wire
wire
            clk out6 clk wiz 0;
wire
            clk out7 clk wiz 0;
wire [15:0] do unused;
wire
            drdy unused;
wire
            psdone unused;
wire
            locked int;
wire
            clkfbout clk wiz 0;
wire
            clkfbout buf clk wiz 0;
wire
            clkfboutb unused;
 wire clkout0b unused;
wire clkout1 unused;
wire clkout1b_unused;
wire clkout2 unused;
wire clkout2b unused;
wire clkout3 unused;
wire clkout3b unused;
wire clkout4 unused;
wire
            clkout5 unused;
wire
            clkout6 unused;
wire
            clkfbstopped unused;
            clkinstopped unused;
wire
wire
            reset high;
MMCME2 ADV
                         ("OPTIMIZED"),
#(.BANDWIDTH
  .CLKOUT4 CASCADE
                         ("FALSE"),
                         ("ZHOLD"),
  .COMPENSATION
  .STARTUP WAIT
                         ("FALSE"),
  .DIVCLK DIVIDE
                         (1),
  .CLKFBOUT MULT F
                         (9.125),
  .CLKFBOUT PHASE
                         (0.000),
  .CLKFBOUT USE FINE PS ("FALSE"),
  .CLKOUTO DIVIDE F
                         (36.500),
                         (0.000),
  .CLKOUTO PHASE
  .CLKOUTO DUTY CYCLE
                         (0.500),
  .CLKOUTO USE FINE_PS
                         ("FALSE"),
  .CLKIN1 PERIOD
                         (10.0)
mmcm adv inst
```

```
// Output clocks
                          (clkfbout clk wiz 0),
    .CLKFBOUT
                          (clkfboutb unused),
    .CLKFBOUTB
                          (clk out1 clk wiz 0),
    .CLKOUT0
                          (clkout0b unused),
    .CLKOUT0B
                          (clkout1 unused),
    .CLKOUT1
                          (clkout1b unused),
    .CLKOUT1B
                          (clkout2 unused),
    .CLKOUT2
                          (clkout2b unused),
    .CLKOUT2B
    .CLKOUT3
                          (clkout3 unused),
    .CLKOUT3B
                          (clkout3b unused),
    .CLKOUT4
                          (clkout4 unused),
                          (clkout5 unused),
    .CLKOUT5
    .CLKOUT6
                          (clkout6 unused),
    // Input clock control
    .CLKFBIN
                          (clkfbout buf clk wiz 0),
                          (clk in1 clk wiz 0),
    .CLKIN1
                          (1'b0),
    .CLKIN2
    // Tied to always select the primary input clock
    .CLKINSEL
                          (1'b1),
    // Ports for dynamic reconfiguration
                          (7'h0),
    .DADDR
    .DCLK
                          (1'b0),
    .DEN
                          (1'b0),
    .DI
                          (16'h0),
    .DO
                          (do unused),
    .DRDY
                          (drdy unused),
                          (1'b0),
    . DWE
    // Ports for dynamic phase shift
    .PSCLK
                          (1'b0),
    .PSEN
                          (1'b0),
    .PSINCDEC
                          (1'b0),
    .PSDONE
                          (psdone unused),
    // Other control and status signals
                          (locked int),
    .LOCKED
                          (clkinstopped unused),
    .CLKINSTOPPED
                          (clkfbstopped unused),
    .CLKFBSTOPPED
    .PWRDWN
                          (1'b0),
    .RST
                          (reset high));
 assign reset high = reset;
 assign locked = locked int;
// Clock Monitor clock assigning
//-----
// Output buffering
```

```
BUFG clkf buf
   (.O (clkfbout buf clk wiz 0),
    .I (clkfbout_clk_wiz_0));
 BUFG clkout1 buf
   (.O (clk_out1),
    .I (clk_out1_clk_wiz_0));
endmodule
module clkcntrl4(
     input clk int,
    output seldig,
    output clk out);
  //wire XLXN 38;
  //wire XLXN_39;
  wire XLXN 44;
  wire XLXN 47;
  wire XLXN 70;
  wire XLXN 71;
  wire XLXN 72;
  wire XLXN 73;
  //wire XLXN 74;
  wire XLXN 75;
  wire XLXN 76;
  wire XLXN 77;
  wire clkb2_DUMMY;
  GND XLXI 24 (.G(XLXN 44));
   (* HU SET = "XLXI 37 73" *)
  CB4CE MXILINX clkcntrl4 XLXI 37 (.C(clkb2 DUMMY),
                                     .CE(XLXN 73),
                                     .CLR(XLXN 76),
                                     .CEO(XLXN 72),
                                     .Q0(),
                                     .Q1(),
                                     .Q2(),
```

```
.Q3(),
                                     .TC());
  (* HU SET = "XLXI 38 74" *)
  CB4CE MXILINX clkcntrl4 XLXI 38 (.C(clkb2 DUMMY),
                                     .CE(XLXN 72),
                                     .CLR(XLXN 76),
                                     .CEO(XLXN 70),
                                     .Q0(),
                                     .Q1(),
                                     .Q2(),
                                     .Q3(),
                                     .TC());
  (* HU SET = "XLXI 39 75" *)
  CB4CE MXILINX clkcntrl4 XLXI 39 (.C(clkb2 DUMMY),
                                     .CE(XLXN 70),
                                     .CLR(XLXN 76),
                                     .CEO(XLXN 71),
                                    .Q0(),
                                     .Q1(),
                                     .Q2(),
                                     .Q3(XLXN 77),
                                     .TC());
  //(* HU SET = "XLXI 40 76" *)
  CB4CE MXILINX clkcntrl4 XLXI_40 (.C(clk_out),
                                     .CE(XLXN 73),
                                     .CLR(XLXN 76),
                                     .CEO(),
                                     .Q0(),
                                     .Q1(),
                                     .Q2(),
                                     .Q3(),
                                     .TC(XLXN 75));
  VCC XLXI 41 (.P(XLXN_73));
  GND XLXI 43 (.G(XLXN 76));
       XLXI 328 (.I(clk_int),
  BUF
                  .O(clkb2 DUMMY));
`ifdef XILINX SIMULATOR
      XLXI 336 (.I(XLXN 75),.O(seldig));
  BUF
  BUFG XLXI_399 (.I(clk_int),.O(clk out));
`else
  BUF
       XLXI 336 (.I(XLXN 75),.O(seldig));
  BUFG XLXI 401 (.I(XLXN 77),.O(clk out));
`endif
```

```
module FTCE MXILINX clkcntrl4(C,
                                CE,
                                CLR,
                                Τ,
                                Q);
  parameter INIT = 1'b0;
    input C;
    input CE;
    input CLR;
    input T;
   output Q;
  wire TQ;
  wire Q_DUMMY;
  assign Q = Q_DUMMY;
  XOR2 I_36_32 (.IO(T),
                  .I1(Q_DUMMY),
                  .O(TQ));
   ///(* RLOC = "X0Y0" *)
  FDCE I 36 35 (.C(C),
                  .CE(CE),
                  .CLR(CLR),
                  .D(TQ),
                  .Q(Q DUMMY));
endmodule
`timescale 1ns / 1ps
module CB4CE MXILINX clkcntrl4(C,
                                 CE,
                                 CLR,
                                 CEO,
                                 Q0,
                                 Q1,
                                 Q2,
                                 Q3,
                                 TC);
    input C;
    input CE;
    input CLR;
   output CEO;
   output Q0;
```

```
output Q1;
output Q2;
output Q3;
output TC;
wire T2;
wire T3;
wire XLXN 1;
wire Q0 DUMMY;
wire Q1 DUMMY;
wire Q2 DUMMY;
wire Q3 DUMMY;
wire TC DUMMY;
assign Q0 = Q0 DUMMY;
assign Q1 = Q1 DUMMY;
assign Q2 = Q2 DUMMY;
assign Q3 = Q3 DUMMY;
assign TC = TC DUMMY;
(* HU SET = "I Q0 69" *)
FTCE MXILINX clkcntrl4 #( .INIT(1'b0) ) I Q0 (.C(C),
                              .CE (CE),
                               .CLR(CLR),
                               .T(XLXN 1),
                              .Q(Q0 DUMMY));
(* HU SET = "I Q1 70" *)
FTCE MXILINX clkcntrl4 #( .INIT(1'b0) ) I Q1 (.C(C),
                              .CE(CE),
                              .CLR(CLR),
                              .T(Q0 DUMMY),
                              .Q(Q1 DUMMY));
(* HU SET = "I Q2 71" *)
FTCE MXILINX clkcntrl4 #( .INIT(1'b0) ) I Q2 (.C(C),
                              .CE(CE),
                              .CLR (CLR),
                              .T(T2),
                               .Q(Q2 DUMMY));
(* HU SET = "I Q3 72" *)
FTCE MXILINX clkcntrl4 #( .INIT(1'b0) ) I_Q3 (.C(C),
                              .CE (CE),
                              .CLR(CLR),
                              .T(T3),
                               .Q(Q3 DUMMY));
AND4
     I_36_31 (.IO(Q3_DUMMY),
               .I1(Q2 DUMMY),
               .I2(Q1 DUMMY),
```

```
.I3(Q0_DUMMY),
.O(TC_DUMMY));

AND3 I_36_32 (.I0(Q2_DUMMY),
.I1(Q1_DUMMY),
.I2(Q0_DUMMY),
.O(T3));

AND2 I_36_33 (.I0(Q1_DUMMY),
.I1(Q0_DUMMY),
.O(T2));

VCC I_36_58 (.P(XLXN_1));
AND2 I_36_67 (.I0(CE),
.I1(TC_DUMMY),
.O(CEO));
```

```
`timescale 1ns / 1ps
// Company:
// Engineer:
// Create Date: 11/03/2020 02:06:48 AM
// Design Name:
// Module Name: Edge Detector
// Project Name:
// Target Devices:
// Tool Versions:
// Description:
//
// Dependencies:
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
module Edge Detector(
  input Btn, clk,
  output out
  );
  wire t1;
  FDRE #(.INIT(1'b0)) Edge (.C(clk), .R(1'b0), .CE(1'b1), .D(Btn), .Q(t1));
```

assign out = Btn&~t1;

```
`timescale 1ns / 1ps
// Company:
// Engineer:
// Create Date: 11/03/2020 04:00:44 PM
// Design Name:
// Module Name: Ring Counter
// Project Name:
// Target Devices:
// Tool Versions:
// Description:
//
// Dependencies:
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
module Ring Counter(
   input start, clk,
   output [3:0] out
   );
   //wire [1:0] Q; // comment this line if you want Q as an output
   wire d0, d1, d2, d3;
   FDRE \#(.INIT(1'b1)) Ringcounter1 (.C(clk), .R(1'b0), .CE(start), .D(d3), .Q(d0));
   FDRE #(.INIT(1'b0)) Ringcounter2 (.C(clk), .R(1'b0), .CE(start), .D(d0), .Q(d1));
   FDRE \#(.INIT(1'b0)) Ringcounter3 (.C(clk), .R(1'b0), .CE(start), .D(d1), .Q(d2));
   FDRE #(.INIT(1'b0)) Ringcounter4 (.C(clk), .R(1'b0), .CE(start), .D(d2), .Q(d3));
   assign out = \{d3, d2, d1, d0\};
```

```
`timescale 1ns / 1ps
// Company:
// Engineer:
// Create Date: 11/03/2020 03:54:47 PM
// Design Name:
// Module Name: Selector
// Project Name:
// Target Devices:
// Tool Versions:
// Description:
//
// Dependencies:
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
module Selector(
   input [3:0] sel,
   input [15:0] N,
   output [3:0] H
   );
   assign H = (N[15:12] & \{4\{(sel[3] \& \neg sel[2] \& \neg sel[1] \& \neg sel[0])\}\})|
   (N[11:8] & {4{(~sel[3] & sel[2] & ~sel[1] & ~sel[0])}})|
   (N[7:4] \& \{4\{(\sim sel[3] \& \sim sel[2] \& sel[1] \& \sim sel[0])\}\})|
   (N[3:0] & {4{(~sel[3] & ~sel[2] & ~sel[1] & sel[0])}});
   //H is N[15:12] when sel=(1000);
   //H is N[11:8] when sel=(0100);
   //H is N[7:4] when sel=(0010);
   //H is N[3:0] when sel=(0001);
```

```
`timescale 1ns / 1ps
// Company:
// Engineer:
// Create Date: 10/22/2020 02:40:39 PM
// Design Name:
// Module Name: Segment Display
// Project Name:
// Target Devices:
// Tool Versions:
// Description:
//
// Dependencies:
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
module Segment Display(
   input [3:0] n,
   output [6:0] sego
   );
   MUX8 1 SegA(.in(\{1'b0, n[0], n[0], 1'b0, 1'b0, \sim n[0], 1'b0, n[0]\}),
.sel(n[3:1]), .out(sego[0]);
   MUX8 1 SegB(.in({1'b1, ~n[0], n[0], 1'b0, ~n[0], n[0], 1'b0, 1'b0}),
.sel(n[3:1]), .out(sego[1]);
   MUX8 1 SegC(.in({1'b1, ~n[0], 1'b0, 1'b0, 1'b0, 1'b0, ~n[0], 1'b0}),
.sel(n[3:1]), .out(sego[2]);
   MUX8 1 SegD(.in(\{n[0], 1'b0, \sim n[0], n[0], n[0], \sim n[0], 1'b0, n[0]\}),
.sel(n[3:1]), .out(sego[3]));
   MUX8 1 SegE(.in(\{1'b0, 1'b0, 1'b0, n[0], n[0], 1'b1, n[0], n[0]\}), .sel(n[3:1]),
.out(sego[4]));
   MUX8 1 SegF(.in(\{1'b0, n[0], 1'b0, 1'b0, n[0], 1'b0, 1'b1, n[0]\}), .sel(n[3:1]),
.out(sego[5]));
   MUX8 1 SegG(.in({1'b0, ~n[0], 1'b0, 1'b0, n[0], 1'b0, 1'b1}),
.sel(n[3:1]), .out(sego[6]);
endmodule
```

```
`timescale 1ns / 1ps
// Company:
// Engineer:
// Create Date: 10/22/2020 01:27:56 AM
// Design Name:
// Module Name: MUX8 1
// Project Name:
// Target Devices:
// Tool Versions:
// Description:
//
// Dependencies: !
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
module MUX8 1(
   input [7:0] in,
   input [2:0] sel,
   output out
   );
   assign out = (in[0] \& \sim sel[2] \& \sim sel[1] \& \sim sel[0])
   (in[1] & ~sel[2] & ~sel[1] & sel[0])|
   (in[2] & ~sel[2] & sel[1] & ~sel[0])|
   (in[3] \& \sim sel[2] \& sel[1] \& sel[0])
   (in[4] \& sel[2] \& ~sel[1] \& ~sel[0])
   (in[5] \& sel[2] \& ~sel[1] \& sel[0])
   (in[6] & sel[2] & sel[1] & ~sel[0])|
   (in[7] & sel[2] & sel[1] & sel[0]);
```

