```
`timescale 1ns / 1ps
// Company:
// Engineer:
// Create Date: 02/07/2017 11:19:41 AM
// Design Name:
// Module Name: lab4 clks
// Project Name:
// Target Devices:
// Tool Versions:
// Description:
//
// Dependencies:
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
module lab6 clks(
   input clkin,
   input greset, //btnU
   output clk,
   output digsel,
   output qsec,
   output fastclk);
     wire clk int;
     assign fastclk = clk int;
     clk wiz 0 my clk inst (.clk out1(clk int), .reset(greset), .locked(),
.clk in1(clkin));
     clkcntrl4 slowclk (.clk int(clk int), .seldig(digsel), .clk out(clk),
.qsec(qsec));
     STARTUPE2 #(.PROG USR("FALSE"), // Activate program event security feature.
Requires encrypted bitstreams.
                  .SIM CCLK FREQ(0.0) // Set the Configuration Clock
Frequency(ns) for simulation.
                                 )
            STARTUPE2 inst (.CFGCLK(), // 1-bit output: Configuration main clock
output
                          .CFGMCLK(), // 1-bit output: Configuration internal
```

```
.EOS(), // 1-bit output: Active high output signal
indicating the End Of Startup.
                            .PREQ(),// 1-bit output: PROGRAM request to fabric
output
                            .CLK(), // 1-bit input: User start-up clock input
                            .GSR(greset), // 1-bit input: Global Set/Reset input
(GSR cannot be used for the port name)
                            .GTS(), // 1-bit input: Global 3-state input (GTS
cannot be used for the port name)
                            .KEYCLEARB(), // 1-bit input: Clear AES Decrypter Key
input from Battery-Backed RAM (BBRAM)
                            .PACK(), // 1-bit input: PROGRAM acknowledge input
                            .USRCCLKO(), // 1-bit input: User CCLK input
                            .USRCCLKTS(), // 1-bit input: User CCLK 3-state enable
input
                             .USRDONEO(), // 1-bit input: User DONE pin output
control
                             .USRDONETS() // 1-bit input: User DONE 3-state enable
output
                           ); // End of STARTUPE2 inst instantiation
endmodule
module clk wiz 0
(// Clock in ports
 // Clock out ports
             clk out1,
 output
 // Status and control signals
 input
             reset,
 output
              locked,
 input
        clk in1
);
 // Input buffering
 //----
wire clk in1 clk wiz 0;
wire clk in2 clk wiz 0;
 IBUF clkin1 ibufg
  (.O (clk in1 clk wiz 0),
   .I (clk in1));
 // Clocking PRIMITIVE
 //-----
```

oscillator clock output

```
// Instantiation of the MMCM PRIMITIVE
//
      * Unused inputs are tied off
//
      * Unused outputs are labeled unused
            clk out1 clk wiz 0;
wire
            clk out2 clk wiz 0;
wire
            clk out3 clk wiz 0;
wire
wire
            clk out4 clk wiz 0;
            clk out5_clk_wiz_0;
wire
            clk out6 clk wiz 0;
wire
wire
            clk out7 clk wiz 0;
wire [15:0] do unused;
wire
            drdy unused;
wire
            psdone unused;
wire
            locked int;
wire
            clkfbout clk wiz 0;
            clkfbout_buf_clk_wiz_0;
wire
            clkfboutb unused;
wire
  wire clkout0b unused;
wire clkout1 unused;
wire clkout1b unused;
wire clkout2 unused;
wire clkout2b unused;
wire clkout3 unused;
wire clkout3b unused;
wire clkout4 unused;
wire
            clkout5 unused;
            clkout6 unused;
wire
wire
            clkfbstopped unused;
            clkinstopped unused;
wire
            reset high;
wire
MMCME2 ADV
#(.BANDWIDTH
                         ("OPTIMIZED"),
                         ("FALSE"),
  .CLKOUT4 CASCADE
  .COMPENSATION
                         ("ZHOLD"),
  .STARTUP WAIT
                         ("FALSE"),
  .DIVCLK DIVIDE
                         (1),
  .CLKFBOUT MULT F
                         (9.125),
  .CLKFBOUT PHASE
                         (0.000),
  .CLKFBOUT USE FINE PS ("FALSE"),
  .CLKOUTO DIVIDE F
                         (36.500),
                         (0.000),
  .CLKOUTO PHASE
  .CLKOUTO DUTY CYCLE
                         (0.500),
  .CLKOUTO USE FINE PS
                         ("FALSE"),
```

```
.CLKIN1 PERIOD
                            (10.0)
 mmcm adv inst
    // Output clocks
                           (clkfbout clk_wiz_0),
    .CLKFBOUT
                           (clkfboutb_unused),
    .CLKFBOUTB
                           (clk out1 clk wiz 0),
    .CLKOUT0
                           (clkout0b unused),
    .CLKOUT0B
    .CLKOUT1
                           (clkout1 unused),
                           (clkout1b unused),
    .CLKOUT1B
    .CLKOUT2
                           (clkout2 unused),
    .CLKOUT2B
                           (clkout2b unused),
    .CLKOUT3
                           (clkout3 unused),
                           (clkout3b unused),
    .CLKOUT3B
    .CLKOUT4
                           (clkout4 unused),
                           (clkout5 unused),
    .CLKOUT5
    .CLKOUT6
                           (clkout6 unused),
    // Input clock control
    .CLKFBIN
                           (clkfbout buf clk wiz 0),
                           (clk in1 clk wiz 0),
    .CLKIN1
    .CLKIN2
                           (1'b0),
    // Tied to always select the primary input clock
    .CLKINSEL
                           (1'b1),
    // Ports for dynamic reconfiguration
    .DADDR
                           (7'h0),
    .DCLK
                           (1'b0),
                           (1'b0),
    .DEN
    .DI
                           (16'h0),
                           (do unused),
    .DO
    .DRDY
                           (drdy unused),
                           (1'b0),
    . DWE
    // Ports for dynamic phase shift
    .PSCLK
                           (1'b0),
    .PSEN
                           (1'b0),
    .PSINCDEC
                           (1'b0),
    .PSDONE
                           (psdone unused),
    // Other control and status signals
    .LOCKED
                           (locked int),
                           (clkinstopped unused),
    .CLKINSTOPPED
    .CLKFBSTOPPED
                           (clkfbstopped unused),
    . PWRDWN
                           (1'b0),
    .RST
                           (reset high));
  assign reset high = reset;
 assign locked = locked int;
// Clock Monitor clock assigning
```

```
//-----
// Output buffering
 //----
 BUFG clkf buf
  (.O (clkfbout buf clk wiz 0),
   .I (clkfbout clk wiz 0));
 BUFG clkout1 buf
  (.O (clk_out1),
   .I (clk out1 clk wiz 0));
endmodule
module clkcntrl4(
    input clk int,
    output seldig,
    output clk_out,
    output qsec);
  //wire XLXN 38;
  //wire XLXN 39;
  wire XLXN 44;
  wire XLXN 47;
  wire XLXN 70;
  wire XLXN 71;
  wire XLXN 72;
  wire XLXN 73;
  wire XLXN 74;
  wire XLXN 75;
  wire XLXN 76;
  wire XLXN 77;
  wire XLXN 79;
  wire clkb2 DUMMY;
  GND
      XLXI 24 (.G(XLXN 44));
  (* HU SET = "XLXI 37 73" *)
  CB4CE_MXILINX_clkcntrl4 XLXI_37 (.C(clkb2_DUMMY),
                                 .CE(XLXN 73),
                                 .CLR(XLXN 76),
```

```
.CEO(XLXN_72),
                                   .Q0(),
                                   .Q1(),
                                   .Q2(XLXN 74),
                                   .Q3(),
                                   .TC());
(* HU SET = "XLXI 38 74" *)
CB4CE MXILINX clkcntrl4 XLXI 38 (.C(clkb2 DUMMY),
                                   .CE(XLXN 72),
                                   .CLR(XLXN 76),
                                   .CEO(XLXN_70),
                                   .Q0(),
                                   .Q1(),
                                   .Q2(),
                                   .Q3(),
                                   .TC());
(* HU SET = "XLXI 39 75" *)
CB4CE MXILINX clkcntrl4 XLXI 39 (.C(clkb2 DUMMY),
                                   .CE(XLXN 70),
                                   .CLR (XLXN_76),
                                   .CEO(XLXN 71),
                                  .Q0(),
                                   .Q1(),
                                   .Q2(),
                                   .Q3(XLXN 77),
                                   .TC());
//(* HU SET = "XLXI 40 76" *)
CB4CE MXILINX clkcntrl4 XLXI 40 (.C(clk out),
                                   .CE(XLXN 73),
                                   .CLR(XLXN 76),
                                   .CEO(XLXN 78),
                                   .Q0(),
                                   .Q1(),
                                   .Q2(),
                                   .Q3(),
                                   .TC(XLXN 75));
CB4CE MXILINX clkcntrl4 XLXI 45 (.C(clk out),
                                   .CE(XLXN 78),
                                   .CLR(XLXN 76),
                                   .CEO(XLXN 79),
                                   .Q0(),
                                   .Q1(),
                                   .Q2(),
                                   .Q3(),
                                   .TC());
```

```
CB4CE MXILINX clkcntrl4 XLXI 44 (.C(clk out),
                                     .CE(XLXN_79),
                                     .CLR(XLXN 76),
                                     .CEO(),
                                     .Q0 (qsec0),
                                     .Q1(qsec2),
                                     .Q2(),
                                     .Q3(),
                                     .TC());
  AND3 I 12222 (.IO(qsec0),
                  .I1(qsec2),
                  .I2(XLXN 79),
                  //.I3(),
                  .0(qsec3));
  VCC XLXI 41 (.P(XLXN_73));
  GND XLXI 43 (.G(XLXN 76));
  BUF
      XLXI 328 (.I(clk int),
                  .O(clkb2 DUMMY));
`ifdef XILINX SIMULATOR
  BUF
       XLXI 336 (.I(XLXN 75),.O(seldig));
  BUF
       XLXI 398 (.I(XLXN 75),.O(qsec));
  BUFG XLXI 399 (.I(clk int),.O(clk out));
  //BUFG XLXI 401 (.I(XLXN 77),.O(clk out));
`else
      XLXI 336 (.I(XLXN 75),.O(seldig));
  BUF
       XLXI 398 (.I(qsec3),.O(qsec));
  BUFG XLXI_401 (.I(XLXN_77),.O(clk out));
`endif
endmodule
module FTCE MXILINX clkcntrl4(C,
                               CE,
                              CLR,
                               Τ,
                              Q);
  parameter INIT = 1'b0;
   input C;
    input CE;
```

```
input CLR;
    input T;
   output Q;
  wire TQ;
  wire Q_DUMMY;
  assign Q = Q_DUMMY;
  XOR2 I_36_32 (.IO(T),
                  .I1(Q_DUMMY),
                  .O(TQ));
   ///(* RLOC = "X0Y0" *)
  FDCE I_36_35 (.C(C),
                  .CE(CE),
                  .CLR(CLR),
                  .D(TQ),
                  .Q(Q_DUMMY));
endmodule
`timescale 1ns / 1ps
module CB4CE MXILINX clkcntrl4(C,
                                 CE,
                                 CLR,
                                 CEO,
                                 Q0,
                                 Q1,
                                 Q2,
                                 Q3,
                                 TC);
    input C;
    input CE;
    input CLR;
   output CEO;
   output Q0;
   output Q1;
  output Q2;
  output Q3;
  output TC;
  wire T2;
  wire T3;
  wire XLXN 1;
  wire Q0_DUMMY;
  wire Q1_DUMMY;
  wire Q2 DUMMY;
```

```
wire Q3_DUMMY;
wire TC DUMMY;
assign Q0 = Q0 DUMMY;
assign Q1 = Q1 DUMMY;
assign Q2 = Q2 DUMMY;
assign Q3 = Q3 DUMMY;
assign TC = TC DUMMY;
(* HU SET = "I Q0 69" *)
FTCE MXILINX clkcntrl4 #( .INIT(1'b0) ) I Q0 (.C(C),
                               .CE (CE),
                               .CLR (CLR),
                               .T(XLXN 1),
                               .Q(Q0 DUMMY));
(* HU SET = "I Q1 70" *)
FTCE MXILINX clkcntrl4 #( .INIT(1'b0) ) I Q1 (.C(C),
                               .CE(CE),
                               .CLR (CLR),
                               .T(Q0 DUMMY),
                               .Q(Q1_DUMMY));
(* HU SET = "I Q2 71" *)
FTCE_MXILINX_clkcntrl4 #( .INIT(1'b0) ) I_Q2 (.C(C),
                               .CE (CE),
                               .CLR (CLR),
                               .T(T2),
                               .Q(Q2 DUMMY));
(* HU SET = "I Q3 72" *)
FTCE MXILINX clkcntrl4 #( .INIT(1'b0) ) I Q3 (.C(C),
                               .CE(CE),
                               .CLR (CLR),
                               .T(T3),
                               .Q(Q3 DUMMY));
AND4 I_36_31 (.IO(Q3_DUMMY),
               .I1(Q2 DUMMY),
              .I2(Q1 DUMMY),
              .13(Q0 DUMMY),
               .O(TC DUMMY));
      I 36 32 (.IO(Q2 DUMMY),
AND3
              .I1(Q1_{\rm DUMMY}),
               .12(Q0 DUMMY),
               .0(T3));
     I 36 33 (.IO(Q1 DUMMY),
AND2
               .I1(Q0 DUMMY),
               .0(T2));
VCC
    I 36 58 (.P(XLXN 1));
     I 36 67 (.IO(CE),
AND2
```

```
.I1(TC_DUMMY),
.O(CEO));
```

endmodule