```
`timescale 1ns / 1ps
// Company:
// Engineer:
// Create Date: 11/12/2020 03:57:20 PM
// Design Name:
// Module Name: Control Logic
// Project Name:
// Target Devices:
// Tool Versions:
// Description:
//
// Dependencies:
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
module Control Logic(
   input Left, Right,
   input [6:0] PS,
   output [6:0] NS,
   output CountUp, CountDw, L LED, R LED, Reset, On
   );
   wire IDLE, L, L B, LR, R, R B, RL;
   wire Next IDLE, Next L, Next L B, Next LR, Next R, Next R B, Next RL;
   // Present State
   assign IDLE = PS[0];
   assign L
               = PS[1];
             = PS[2];
   assign L B
   assign LR
               = PS[3];
   assign R
               = PS[4];
   assign R B
               = PS[5];
             = PS[6];
   assign RL
   // Next State
   assign NS[0] = Next IDLE;
   assign NS[1] = Next_L;
   assign NS[2] = Next L B;
   assign NS[3] = Next LR;
```

```
assign NS[4] = Next_R;
assign NS[5] = Next_R_B;
assign NS[6] = Next RL;
//Enter Logic
assign Next_IDLE = (\sim Left_{\sim}Right_{\sim}(IDLE|L|LR|R|RL));
               = (Left&~Right&(IDLE|L|L_B));
assign Next L
assign Next L B
                  = (Left&Right&(L|L B|LR));
assign Next LR
                   = (\sim Left_Right_(L B|LR));
assign Next R = (\sim Left \& Right \& (IDLE | R | R B));
                  = (Left&Right&(R|R_B|RL));
assign Next R B
assign Next_RL
                   = (Left&~Right&(R_B|RL));
// Outputs
assign Reset = IDLE;
assign CountUp = LR&~Right&~Left;
assign CountDw = RL&~Left&~Right;
assign L_{LED} = \sim Left;
assign R LED = ~Right;
assign On = Left|Right;
```

endmodule