Lab 6 Simon Carballo 1618309 11/29/2020 Section D

### Lab6 Write Up

- Description: In this lab we were tasked to design a sequential circuit that detects when a turkey goes left or right between two IR sensors and adds/subtracts a count depending on the direction the turkey goes. In this case we are using buttons as a replacement to the IR sensors. This time the challenge of the lab is to use our past knowledge to design this system.
- Design: For this design we have the Top Level that calls for multiple subsections which includes: Clock(Provided), StateMachine, 8-bit Counter, Two's Complement Converter, 2to1x8MUX, Ring Counter, Selector, and the Segment\_Display Converter. As we go over each subsection we will look more into depth of how each section is designed.

### - Clock:

This code is provided by the lab manual. This module intakes the basys3 clkin value and outputs the global clock and reset for all of the counters in the Top\_Level. It takes in the inputs of clkin from the constraint file, and manipulates it to become the net clk for the sequential design. We also use this to get Dig\_sel for the ring counter (Explained in Ring Counter Module). In this lab we also use the qsec, which outputs the clk signal which is high for one clk cycle every ½ of a second making it possible to be used as a different form of clk.

### - State Machine;

The entire lab is operated using a state machine that functions with D Flip-Flops and control logic. In this lab I built to control logic using 7 different states: IDLE, L, L\_B, LR, R, R\_B, RL. The states were controlled with two inputs: Left, and Right. These states were used to determine the location of the turkey and whether or not to count up, down, or not at all. My control logic was built using the following boolean algebra using one-hot encoding:

### - IDLE:

PS	L(Left)	R(Right)
Q0	0	0
Q1	0	0
Q3	0	0

Q4	0	0
Q6	0	0

 $D0 = \sim L^* \sim R^*(Q0 + Q3 + Q4 + Q6)$ 

- L:

PS	L(Left)	R(Right)
Q0	1	0
Q1	1	0
Q2	1	0

 $D1 = L^* \sim R^*(Q0 + Q1 + Q2)$ 

- L\_B:

PS	L(Left)	R(Right)
Q1	1	1
Q2	1	1
Q3	1	1

D2 = L\*R\*(Q1+Q2+Q3)

- LR:

PS	L(Left)	R(Right)
Q2	0	1
Q3	0	1

 $\overline{D3} = \sim L *R*(Q2+Q3)$ 

- R

PS	L(Left)	R(Right)
Q0	0	1
Q4	0	1
Q5	0	1

 $D4 = \sim L *R*(Q0+Q4+Q5)$ 

- R\_B:

PS	L(Left)	R(Right)
Q4	1	1

Q5	1	1
Q6	1	1

$$D5 = L*R*(Q4+Q5+Q6)$$

- RL:

PS	L(Left)	R(Right)
Q5	1	0
Q6	1	0

$$\overline{D6 = L^* \sim R^*(Q5 + Q6)}$$

# Outputs:

- Reset = IDLE
- CountUp =  $LR*\sim Right*\sim Left$
- CountDw =  $RL^*\sim Left^*\sim Right$
- L LED =  $\sim$ Left
- R LED =  $\sim$ Right
- On = Left+Right
- In my design I mixed Mealy and Moore, because I added more outputs after designing my model.
- With all of these boolean expressions we can combine them into one module to create a State Machine that acts as the brain of the game.

# - <u>8-bit Counter(Converted from 16-bit counter from previous labs):</u>

In our previous lab write-up we examined how the U/D 16-bit counter was made and how it works. Since we only require 8 bits maximum in this lab I added a reset to the counter and set it to reset when the most significant bit is high(This function is only used for the timer counter). Finally for the Up/Dw Counter I added an output that detects when the values have gone negative or not.

# - Two Complement Converter:

Since we will be using negative numbers in this design we need to account for two's complement to prevent the counter from going to FF when one is subtracted from 00. This can be done by taking the NOT values of the counter and adding one to the value. I created this module by just creating an 8-bit adder(From lab2) and adding one to it.

#### - 2to1x8 MUX:

In order to determine whether I should display positive values or negative values I used a two to one 8bit mux that will select the right values depending on whether the values are negative or not.

# - Ring Counter:

The ring counter is used as encode to create a one-hot/single active in 4-bit bus. This is used to set values for the selector. The module is created using a start(CE) and the clock(clk) which iterates through 4 flip flops as one state. In order to do this we connect the 4 flip flops in a complete loop and initialize one of the flip flops. This way we would get the outputs 0001, 0010, 0100, 1000, repeat.

### - Selector:

The selector is used to select a segment of it's inputs and output it with it's respective weight. This module is made with just boolean expressions with the inputs being the ring counter and the 16-bit counter and the output being the input to a seven\_segment converter. As we review above the ring counter will feed a set of 4-bits with one active bit therefore giving it a state value for a certain part of the 16-bit you want to pass through. In this case, we want to pass through every 4-bits of the counter starting from 0. In pseudo code, it looks like this:

- H is N[15:12] when sel=(1000)
- H is N[11:8] when sel=(0100)
- H is N[7:4] when sel=(0010)
- H is N[3:0] when sel=(0001)

When we put it in verilog it looks like this:

```
- H = (N[15:12] & {4{(sel[3] & ~sel[2] & ~sel[1] & ~sel[0])}})|

(N[11:8] & {4{(~sel[3] & sel[2] & ~sel[1] & ~sel[0])}})|


(N[7:4] & {4{(~sel[3] & ~sel[2] & sel[1] & ~sel[0])}})|

(N[3:0] & {4{(~sel[3] & ~sel[2] & ~sel[1] & sel[0])}});
```

# - Seven Segment Converter:

Finally we have the Seven Segment Converter. This module has been reviewed in previous lab reports and it works exactly the same. It takes in 4 inputs and uses boolean expressions to output the proper values to its respective segments. Unlike previous labs, we also needed to account for a negative sign. In order to do this, I made a case for when the ring counter for the specific display and negative are TRUE, every segment except for G(6) will be off/1.

# - <u>Top Level:</u>




- In this diagram we see all the modules that were used in this lab. I have compacted many of the logic for the wires to fit everything into the page.

# - Testing & Simulation:

In this lab the logic was mostly straightforward and simple. Unfortunately due to the many modules that were involved in this lab unlike the others, there was a higher chance for errors, therefore leading to more time searching for the cause of these errors. I bumped into a timing loop early on in my design and could not run any tests until I located the error. This process took a very long time, but after I found the issue I was able to visually test the sequential circuit using a visual inspection of the basys3 board.

### - Results:

1. State Diagram (Equations Explained in Module)



- IDLE: Is a state when no inputs are triggered
- Left: Is a state when the left trigger is triggered
- Right: Is a state when the right trigger is triggered
- L\_Both: Is a state when both triggers are triggered after Left was initially triggered
- R\_Both: Is a state when both triggers are triggered after Right was initially triggered
- LR: Is a state when Left is no longer triggered after state L Both.
- RL: Is a state when Right is no longer triggered after state R Both.
- Note: Since I did the opposite counts for the direction Turkey is going when designing the circuit the L and R are swapped on the Top\_Level.

### - Conclusion:

This lab I got to experience designing my sequential circuit from scratch. Since I took CE12 my freshman year, I had forgotten how to do two's complement, but after getting help I was smoothly sailing through this lab. I'm glad my design is working after making a few bug fixes. If I had more time I would definitely go over the state diagram and simplify it, as there were many states that had similar functionality.

```
`timescale 1ns / 1ps
// Company:
// Engineer:
// Create Date: 11/18/2020 07:43:26 PM
// Design Name:
// Module Name: Top Level
// Project Name:
// Target Devices:
// Tool Versions:
// Description:
//
// Dependencies:
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
module Top Level(
   input clkin, btnU, btnL, btnR,
   output [15:0] led,
   output [3:0] an,
   output [6:0] seg,
   output dp
   );
   // Timing Wires
   wire clk;
   wire digsel;
   wire qsec;
   lab6 clks slowit(.clkin(clkin), .greset(btnU), .clk(clk), .digsel(digsel),
.qsec(qsec));
   // Edge Detector Wires
   wire Left;
   wire Right;
   //Edge Detector Go Edge(.clk(clk), .Btn(btnL), .out(Left));
   //Edge Detector Stop Edge(.clk(clk), .Btn(btnR), .out(Right));
   assign Left = btnR;
   assign Right = btnL;
```

```
// Test
   //wire [1:0] test;
   //assign led[1] = Left;
   //assign led[0] = Right;
   //assign test[0] = Left;
   //assign test[1] = Right;
   // State Machine Wires
   wire Up;
   wire Dw;
   wire R;
   wire t1;
   State Machine FSM(.clk(clk), .btnL(Left), .btnR(Right), .Up(Up), .Dw(Dw),
.L_LED(led[15]), .R_LED(led[9]), .R(R), .T On(t1));
   // Counter Wires
   wire [7:0] P;
   wire [7:0] N;
   wire [7:0] Q;
   wire Neg;
   //wire [7:0] Unused1;
   //8bit counter
   Counter8UDL TurkeyCount8(.clk(clk), .Up(Up), .Dw(Dw), .din(8'b0), .Q(P),
.Z out(Neg));
   Bit8 Adder TwosComp(.In(~P), .Out(N));
   MUX2 1x8 NegSwitch(.in0(P), .in1(N), .sel(Neg), .out(Q));
   // Timer Wires
   wire [7:0] Timer;
   //wire [15:4] Unused2;
   //4bit counter
//
    wire [3:0] timer;
//
     assign timer = {Timer[3:0]};
   Counter8UDL Timer Display8 (.clk(clk), .Up(qsec&t1&(~Timer[3:0])), .R(R),
.Q(Timer));
   // Display Wires
   wire [3:0] ring;
   wire [3:0] Neg D;
   wire [3:0] Inputs;
   assign Neg D = 4'b0;
   wire [15:0] main;
```

```
assign main = {Timer[3:0], Neg_D[3:0], Q[7:0]};
//assign seg[6] = Neg;

Ring_Counter Ring(.start(digsel), .clk(clk), .out(ring));
Selector Select(.sel(ring), .N(main), .H(Inputs));
Segment_Display Display(.n(Inputs), .sego(seg), .neg(Neg&ring[2]),
.state(ring[2]));

assign an[0] = ~(ring[0]);
assign an[1] = ~(ring[1]);
assign an[2] = ~(ring[2]&Neg);
assign an[3] = ~(ring[3]&t1);
assign dp = 1'b1;
```

```
`timescale 1ns / 1ps
// Company:
// Engineer:
// Create Date: 11/12/2020 03:47:40 PM
// Design Name:
// Module Name: State Machine
// Project Name:
// Target Devices:
// Tool Versions:
// Description:
//
// Dependencies:
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
module State Machine(
   input clk, btnL, btnR,
   output Up, Dw, L LED, R LED, R, T On
   );
  wire [6:0] PS;
   wire [6:0] NS;
   Control Logic Control Logic FSM(.PS(PS), .NS(NS), .Left(btnL), .Right(btnR),
.CountUp(Up), .CountDw(Dw), .Reset(R), .L LED(L LED), .R LED(R LED), .On(T On));
   FDRE #(.INIT(1'b1)) Q0 FF (.C(clk), .CE(1'b1), .D(NS[0]), .Q(PS[0]));
   FDRE #(.INIT(1'b0)) Q123 FF[6:1] (.C({6{clk}}), .CE({6{1'b1}}), .D(NS[6:1]),
.Q(PS[6:1]));
```

```
`timescale 1ns / 1ps
// Company:
// Engineer:
// Create Date: 11/12/2020 03:57:20 PM
// Design Name:
// Module Name: Control Logic
// Project Name:
// Target Devices:
// Tool Versions:
// Description:
//
// Dependencies:
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
module Control Logic(
   input Left, Right,
   input [6:0] PS,
   output [6:0] NS,
   output CountUp, CountDw, L LED, R LED, Reset, On
   );
   wire IDLE, L, L B, LR, R, R B, RL;
   wire Next IDLE, Next L, Next L B, Next LR, Next R, Next R B, Next RL;
   // Present State
   assign IDLE = PS[0];
   assign L
               = PS[1];
             = PS[2];
   assign L B
   assign LR
               = PS[3];
   assign R
               = PS[4];
   assign R B
               = PS[5];
             = PS[6];
   assign RL
   // Next State
   assign NS[0] = Next IDLE;
   assign NS[1] = Next_L;
   assign NS[2] = Next L B;
   assign NS[3] = Next LR;
```

```
assign NS[4] = Next_R;
assign NS[5] = Next_R_B;
assign NS[6] = Next RL;
//Enter Logic
assign Next_IDLE = (\sim Left_{\sim}Right_{\sim}(IDLE|L|LR|R|RL));
               = (Left&~Right&(IDLE|L|L_B));
assign Next L
assign Next L B
                  = (Left&Right&(L|L B|LR));
assign Next LR
                   = (\sim Left_Right_(L B|LR));
assign Next R = (\sim Left \& Right \& (IDLE | R | R B));
                  = (Left&Right&(R|R_B|RL));
assign Next R B
assign Next_RL
                   = (Left&~Right&(R_B|RL));
// Outputs
assign Reset = IDLE;
assign CountUp = LR&~Right&~Left;
assign CountDw = RL&~Left&~Right;
assign L_{LED} = \sim Left;
assign R LED = ~Right;
assign On = Left|Right;
```

```
`timescale 1ns / 1ps
// Company:
// Engineer:
// Create Date: 02/07/2017 11:19:41 AM
// Design Name:
// Module Name: lab4 clks
// Project Name:
// Target Devices:
// Tool Versions:
// Description:
//
// Dependencies:
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
module lab6 clks(
   input clkin,
   input greset, //btnU
   output clk,
   output digsel,
   output qsec,
   output fastclk);
     wire clk int;
     assign fastclk = clk int;
     clk wiz 0 my clk inst (.clk out1(clk int), .reset(greset), .locked(),
.clk in1(clkin));
     clkcntrl4 slowclk (.clk int(clk int), .seldig(digsel), .clk out(clk),
.qsec(qsec));
     STARTUPE2 #(.PROG USR("FALSE"), // Activate program event security feature.
Requires encrypted bitstreams.
                  .SIM CCLK FREQ(0.0) // Set the Configuration Clock
Frequency(ns) for simulation.
                                 )
            STARTUPE2 inst (.CFGCLK(), // 1-bit output: Configuration main clock
output
                          .CFGMCLK(), // 1-bit output: Configuration internal
```

```
.EOS(), // 1-bit output: Active high output signal
indicating the End Of Startup.
                            .PREQ(),// 1-bit output: PROGRAM request to fabric
output
                            .CLK(), // 1-bit input: User start-up clock input
                            .GSR(greset), // 1-bit input: Global Set/Reset input
(GSR cannot be used for the port name)
                            .GTS(), // 1-bit input: Global 3-state input (GTS
cannot be used for the port name)
                            .KEYCLEARB(), // 1-bit input: Clear AES Decrypter Key
input from Battery-Backed RAM (BBRAM)
                            .PACK(), // 1-bit input: PROGRAM acknowledge input
                            .USRCCLKO(), // 1-bit input: User CCLK input
                            .USRCCLKTS(), // 1-bit input: User CCLK 3-state enable
input
                             .USRDONEO(), // 1-bit input: User DONE pin output
control
                             .USRDONETS() // 1-bit input: User DONE 3-state enable
output
                           ); // End of STARTUPE2 inst instantiation
endmodule
module clk wiz 0
(// Clock in ports
 // Clock out ports
             clk out1,
 output
 // Status and control signals
 input
             reset,
 output
              locked,
 input
        clk in1
);
 // Input buffering
 //----
wire clk in1 clk wiz 0;
wire clk in2 clk wiz 0;
 IBUF clkin1 ibufg
  (.O (clk in1 clk wiz 0),
   .I (clk in1));
 // Clocking PRIMITIVE
 //-----
```

oscillator clock output

```
// Instantiation of the MMCM PRIMITIVE
//
      * Unused inputs are tied off
//
      * Unused outputs are labeled unused
            clk out1 clk wiz 0;
wire
            clk out2 clk wiz 0;
wire
            clk out3 clk wiz 0;
wire
wire
            clk out4 clk wiz 0;
            clk out5_clk_wiz_0;
wire
            clk out6 clk wiz 0;
wire
wire
            clk out7 clk wiz 0;
wire [15:0] do unused;
wire
            drdy unused;
wire
            psdone unused;
wire
            locked int;
wire
            clkfbout clk wiz 0;
            clkfbout_buf_clk_wiz_0;
wire
            clkfboutb unused;
wire
  wire clkout0b unused;
wire clkout1 unused;
wire clkout1b unused;
wire clkout2 unused;
wire clkout2b unused;
wire clkout3 unused;
wire clkout3b unused;
wire clkout4 unused;
wire
            clkout5 unused;
            clkout6 unused;
wire
wire
            clkfbstopped unused;
            clkinstopped unused;
wire
            reset high;
wire
MMCME2 ADV
#(.BANDWIDTH
                         ("OPTIMIZED"),
                         ("FALSE"),
  .CLKOUT4 CASCADE
  .COMPENSATION
                         ("ZHOLD"),
  .STARTUP WAIT
                         ("FALSE"),
  .DIVCLK DIVIDE
                         (1),
  .CLKFBOUT MULT F
                         (9.125),
  .CLKFBOUT PHASE
                         (0.000),
  .CLKFBOUT USE FINE PS ("FALSE"),
  .CLKOUTO DIVIDE F
                         (36.500),
                         (0.000),
  .CLKOUTO PHASE
  .CLKOUTO DUTY CYCLE
                         (0.500),
  .CLKOUTO USE FINE PS
                         ("FALSE"),
```

```
.CLKIN1 PERIOD
                            (10.0)
 mmcm adv inst
    // Output clocks
                           (clkfbout clk_wiz_0),
    .CLKFBOUT
                           (clkfboutb_unused),
    .CLKFBOUTB
                           (clk out1 clk wiz 0),
    .CLKOUT0
                           (clkout0b unused),
    .CLKOUT0B
    .CLKOUT1
                           (clkout1 unused),
                           (clkout1b unused),
    .CLKOUT1B
    .CLKOUT2
                           (clkout2 unused),
    .CLKOUT2B
                           (clkout2b unused),
    .CLKOUT3
                           (clkout3 unused),
                           (clkout3b unused),
    .CLKOUT3B
    .CLKOUT4
                           (clkout4 unused),
                           (clkout5 unused),
    .CLKOUT5
    .CLKOUT6
                           (clkout6 unused),
    // Input clock control
    .CLKFBIN
                           (clkfbout buf clk wiz 0),
                           (clk in1 clk wiz 0),
    .CLKIN1
    .CLKIN2
                           (1'b0),
    // Tied to always select the primary input clock
    .CLKINSEL
                           (1'b1),
    // Ports for dynamic reconfiguration
    .DADDR
                           (7'h0),
    .DCLK
                           (1'b0),
                           (1'b0),
    .DEN
    .DI
                           (16'h0),
                           (do unused),
    .DO
    .DRDY
                           (drdy unused),
                           (1'b0),
    . DWE
    // Ports for dynamic phase shift
    .PSCLK
                           (1'b0),
    .PSEN
                           (1'b0),
    .PSINCDEC
                           (1'b0),
    .PSDONE
                           (psdone unused),
    // Other control and status signals
    .LOCKED
                           (locked int),
                           (clkinstopped unused),
    .CLKINSTOPPED
    .CLKFBSTOPPED
                           (clkfbstopped unused),
    . PWRDWN
                           (1'b0),
    .RST
                           (reset high));
  assign reset high = reset;
 assign locked = locked int;
// Clock Monitor clock assigning
```

```
//-----
// Output buffering
 //----
 BUFG clkf buf
  (.O (clkfbout buf clk wiz 0),
   .I (clkfbout clk wiz 0));
 BUFG clkout1 buf
  (.O (clk_out1),
   .I (clk out1 clk wiz 0));
endmodule
module clkcntrl4(
    input clk int,
    output seldig,
    output clk_out,
    output qsec);
  //wire XLXN 38;
  //wire XLXN 39;
  wire XLXN 44;
  wire XLXN 47;
  wire XLXN 70;
  wire XLXN 71;
  wire XLXN 72;
  wire XLXN 73;
  wire XLXN 74;
  wire XLXN 75;
  wire XLXN 76;
  wire XLXN 77;
  wire XLXN 79;
  wire clkb2 DUMMY;
  GND
      XLXI 24 (.G(XLXN 44));
  (* HU SET = "XLXI 37 73" *)
  CB4CE_MXILINX_clkcntrl4 XLXI_37 (.C(clkb2_DUMMY),
                                 .CE(XLXN 73),
                                 .CLR(XLXN 76),
```

```
.CEO(XLXN_72),
                                   .Q0(),
                                   .Q1(),
                                   .Q2(XLXN 74),
                                   .Q3(),
                                   .TC());
(* HU SET = "XLXI 38 74" *)
CB4CE MXILINX clkcntrl4 XLXI 38 (.C(clkb2 DUMMY),
                                   .CE(XLXN 72),
                                   .CLR(XLXN 76),
                                   .CEO(XLXN_70),
                                   .Q0(),
                                   .Q1(),
                                   .Q2(),
                                   .Q3(),
                                   .TC());
(* HU SET = "XLXI 39 75" *)
CB4CE MXILINX clkcntrl4 XLXI 39 (.C(clkb2 DUMMY),
                                   .CE(XLXN 70),
                                   .CLR (XLXN_76),
                                   .CEO(XLXN 71),
                                  .Q0(),
                                   .Q1(),
                                   .Q2(),
                                   .Q3(XLXN 77),
                                   .TC());
//(* HU SET = "XLXI 40 76" *)
CB4CE MXILINX clkcntrl4 XLXI 40 (.C(clk out),
                                   .CE(XLXN 73),
                                   .CLR(XLXN 76),
                                   .CEO(XLXN 78),
                                   .Q0(),
                                   .Q1(),
                                   .Q2(),
                                   .Q3(),
                                   .TC(XLXN 75));
CB4CE MXILINX clkcntrl4 XLXI 45 (.C(clk out),
                                   .CE(XLXN 78),
                                   .CLR(XLXN 76),
                                   .CEO(XLXN 79),
                                   .Q0(),
                                   .Q1(),
                                   .Q2(),
                                   .Q3(),
                                   .TC());
```

```
CB4CE MXILINX clkcntrl4 XLXI 44 (.C(clk out),
                                     .CE(XLXN_79),
                                     .CLR(XLXN 76),
                                     .CEO(),
                                     .Q0 (qsec0),
                                     .Q1(qsec2),
                                     .Q2(),
                                     .Q3(),
                                     .TC());
  AND3 I 12222 (.IO(qsec0),
                  .I1(qsec2),
                  .I2(XLXN 79),
                  //.I3(),
                  .0(qsec3));
  VCC XLXI 41 (.P(XLXN_73));
  GND XLXI 43 (.G(XLXN 76));
  BUF
      XLXI 328 (.I(clk int),
                  .O(clkb2 DUMMY));
`ifdef XILINX SIMULATOR
  BUF
       XLXI 336 (.I(XLXN 75),.O(seldig));
  BUF
       XLXI 398 (.I(XLXN 75),.O(qsec));
  BUFG XLXI 399 (.I(clk int),.O(clk out));
  //BUFG XLXI 401 (.I(XLXN 77),.O(clk out));
`else
      XLXI 336 (.I(XLXN 75),.O(seldig));
  BUF
       XLXI 398 (.I(qsec3),.O(qsec));
  BUFG XLXI_401 (.I(XLXN_77),.O(clk out));
`endif
endmodule
module FTCE MXILINX clkcntrl4(C,
                               CE,
                              CLR,
                               Τ,
                              Q);
  parameter INIT = 1'b0;
   input C;
    input CE;
```

```
input CLR;
    input T;
   output Q;
  wire TQ;
  wire Q_DUMMY;
  assign Q = Q_DUMMY;
  XOR2 I_36_32 (.IO(T),
                  .I1(Q_DUMMY),
                  .O(TQ));
   ///(* RLOC = "X0Y0" *)
  FDCE I_36_35 (.C(C),
                  .CE(CE),
                  .CLR(CLR),
                  .D(TQ),
                  .Q(Q_DUMMY));
endmodule
`timescale 1ns / 1ps
module CB4CE MXILINX clkcntrl4(C,
                                 CE,
                                 CLR,
                                 CEO,
                                 Q0,
                                 Q1,
                                 Q2,
                                 Q3,
                                 TC);
    input C;
    input CE;
    input CLR;
   output CEO;
   output Q0;
   output Q1;
  output Q2;
  output Q3;
  output TC;
  wire T2;
  wire T3;
  wire XLXN 1;
  wire Q0_DUMMY;
  wire Q1_DUMMY;
  wire Q2 DUMMY;
```

```
wire Q3_DUMMY;
wire TC DUMMY;
assign Q0 = Q0 DUMMY;
assign Q1 = Q1 DUMMY;
assign Q2 = Q2 DUMMY;
assign Q3 = Q3 DUMMY;
assign TC = TC DUMMY;
(* HU SET = "I Q0 69" *)
FTCE MXILINX clkcntrl4 #( .INIT(1'b0) ) I Q0 (.C(C),
                               .CE (CE),
                               .CLR (CLR),
                               .T(XLXN 1),
                               .Q(Q0 DUMMY));
(* HU SET = "I Q1 70" *)
FTCE MXILINX clkcntrl4 #( .INIT(1'b0) ) I Q1 (.C(C),
                               .CE(CE),
                               .CLR (CLR),
                               .T(Q0 DUMMY),
                               .Q(Q1_DUMMY));
(* HU SET = "I Q2 71" *)
FTCE_MXILINX_clkcntrl4 #( .INIT(1'b0) ) I_Q2 (.C(C),
                               .CE (CE),
                               .CLR (CLR),
                               .T(T2),
                               .Q(Q2 DUMMY));
(* HU SET = "I Q3 72" *)
FTCE MXILINX clkcntrl4 #( .INIT(1'b0) ) I Q3 (.C(C),
                               .CE(CE),
                               .CLR (CLR),
                               .T(T3),
                               .Q(Q3 DUMMY));
AND4 I_36_31 (.IO(Q3_DUMMY),
               .I1(Q2 DUMMY),
              .I2(Q1 DUMMY),
              .13(Q0 DUMMY),
               .O(TC DUMMY));
      I 36 32 (.IO(Q2 DUMMY),
AND3
              .I1(Q1_{
m DUMMY}),
               .12(Q0 DUMMY),
               .0(T3));
     I 36 33 (.IO(Q1 DUMMY),
AND2
               .I1(Q0 DUMMY),
               .0(T2));
VCC
    I 36 58 (.P(XLXN 1));
     I 36 67 (.IO(CE),
AND2
```

```
.I1(TC_DUMMY),
.O(CEO));
```

```
`timescale 1ns / 1ps
// Company:
// Engineer:
// Create Date: 10/22/2020 02:40:39 PM
// Design Name:
// Module Name: Segment Display
// Project Name:
// Target Devices:
// Tool Versions:
// Description:
//
// Dependencies:
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
module Segment Display(
   input [3:0] n, neg, state,
   output [6:0] sego
   );
   wire s0, s1, s2, s3, s4, s5, s6;
//
     assign sego[0] = (s0&(\sim state | \sim neg)) | (state | neg);
     assign sego[1] = (s1&(\sim state | \sim neg)) | (state | neg);
//
//
     assign sego[2] = (s2&(\sim state \mid \sim neg)) \mid (state \mid neg);
     assign sego[3] = (s3&(\sim state | \sim neg)) | (state | neg);
//
//
     assign sego[4] = (s4&(\sim state \mid \sim neg)) \mid (state \mid neg);
//
     assign sego[5] = (s5&(\sim state \mid \sim neg)) \mid (state \mid neg);
     assign sego[6] = (s6&(\sim state \mid \sim neg));
//
   assign sego[0] = s0 | neg;
   assign sego[1] = s1|neg;
   assign sego[2] = s2 | neg;
   assign sego[3] = s3 | neg;
   assign sego[4] = s4 | neg;
   assign sego[5] = s5|neg;
   assign sego[6] = s6&~neg;
   MUX8 1 SegA(.in({1'b0, n[0], n[0], 1'b0, 1'b0, ~n[0], 1'b0, n[0]}),
```

```
.sel(n[3:1]), .out(s0));
   MUX8_1 SegB(.in({1'b1, ~n[0], n[0], 1'b0, ~n[0], n[0], 1'b0, 1'b0}),
.sel(n[3:1]), .out(s1));
   MUX8_1 SegC(.in({1'b1, ~n[0], 1'b0, 1'b0, 1'b0, 1'b0, ~n[0], 1'b0}),
.sel(n[3:1]), .out(s2));
   MUX8_1 SegD(.in({n[0], 1'b0, ~n[0], n[0], n[0], ~n[0], 1'b0, n[0]}),
.sel(n[3:1]), .out(s3));
   MUX8_1 SegE(.in({1'b0, 1'b0, 1'b0, n[0], n[0], 1'b1, n[0], n[0]}), .sel(n[3:1]),
.out(s4));
   MUX8_1 SegF(.in({1'b0, n[0], 1'b0, 1'b0, n[0], 1'b0, 1'b1, n[0]}), .sel(n[3:1]),
.out(s5));
   MUX8_1 SegG(.in({1'b0, ~n[0], 1'b0, 1'b0, n[0], 1'b0, 1'b1, n[0]}), .sel(n[3:1]),
.sel(n[3:1]), .out(s6));
   //assign sego[6] = neg;
```

```
`timescale 1ns / 1ps
// Company:
// Engineer:
// Create Date: 11/03/2020 03:54:47 PM
// Design Name:
// Module Name: Selector
// Project Name:
// Target Devices:
// Tool Versions:
// Description:
//
// Dependencies:
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
module Selector(
   input [3:0] sel,
   input [15:0] N,
   output [3:0] H
   );
   assign H = (N[15:12] & \{4\{(sel[3] \& \neg sel[2] \& \neg sel[1] \& \neg sel[0])\}\})|
   (N[11:8] & {4{(~sel[3] & sel[2] & ~sel[1] & ~sel[0])}})|
   (N[7:4] \& \{4\{(\sim sel[3] \& \sim sel[2] \& sel[1] \& \sim sel[0])\}\})|
   (N[3:0] & {4{(~sel[3] & ~sel[2] & ~sel[1] & sel[0])}});
   //H is N[15:12] when sel=(1000);
   //H is N[11:8] when sel=(0100);
   //H is N[7:4] when sel=(0010);
   //H is N[3:0] when sel=(0001);
```

```
`timescale 1ns / 1ps
// Company:
// Engineer:
// Create Date: 10/13/2020 06:08:33 PM
// Design Name:
// Module Name: Full Adder
// Project Name:
// Target Devices:
// Tool Versions:
// Description:
//
// Dependencies:
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
module Full Adder(
  input A,
  input B,
  input Cin,
  output S,
  output Cout
  );
  assign S = A ^ (B ^ Cin);
```

assign Cout = (B & Cin) | (A & Cin) | (A & B);

```
`timescale 1ns / 1ps
// Company:
// Engineer:
// Create Date: 11/19/2020 04:24:08 PM
// Design Name:
// Module Name: 8Bit Adder
// Project Name:
// Target Devices:
// Tool Versions:
// Description:
//
// Dependencies:
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
module Bit8 Adder(
   input [7:0] In,
   output [7:0] Out
   );
   wire [7:0] C;
   Full Adder bit0(.A(In[0]), .B(1'b0), .Cin(1'b1), .S(Out[0]), .Cout(C[0]));
   Full Adder bit1(.A(In[1]), .B(1'b0), .Cin(C[0]), .S(Out[1]), .Cout(C[1]));
   Full Adder bit2(.A(In[2]), .B(1'b0), .Cin(C[1]), .S(Out[2]), .Cout(C[2]));
   Full Adder bit3(.A(In[3]), .B(1'b0), .Cin(C[2]), .S(Out[3]), .Cout(C[3]));
   Full Adder bit4(.A(In[4]), .B(1'b0), .Cin(C[3]), .S(Out[4]), .Cout(C[4]));
   Full Adder bit5(.A(In[5]), .B(1'b0), .Cin(C[4]), .S(Out[5]), .Cout(C[5]));
   Full Adder bit6(.A(In[6]), .B(1'b0), .Cin(C[6]), .S(Out[6]), .Cout(Out[7]));
   //Full Adder bit7(.A(In[7]), .B(1'b0), .Cin(C[7]), .S(Out[0]), .Cout(C[0]));
```

```
`timescale 1ns / 1ps
// Company:
// Engineer:
// Create Date: 11/03/2020 04:00:44 PM
// Design Name:
// Module Name: Ring Counter
// Project Name:
// Target Devices:
// Tool Versions:
// Description:
//
// Dependencies:
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
module Ring Counter(
   input start, clk,
   output [3:0] out
   );
   //wire [1:0] Q; // comment this line if you want Q as an output
   wire d0, d1, d2, d3;
   FDRE \#(.INIT(1'b1)) Ringcounter1 (.C(clk), .R(1'b0), .CE(start), .D(d3), .Q(d0));
   FDRE \#(.INIT(1'b0)) Ringcounter2 (.C(clk), .R(1'b0), .CE(start), .D(d0), .Q(d1));
   FDRE \#(.INIT(1'b0)) Ringcounter3 (.C(clk), .R(1'b0), .CE(start), .D(d1), .Q(d2));
   FDRE #(.INIT(1'b0)) Ringcounter4 (.C(clk), .R(1'b0), .CE(start), .D(d2), .Q(d3));
   assign out = \{d3, d2, d1, d0\};
```

```
`timescale 1ns / 1ps
// Company:
// Engineer:
// Create Date: 10/22/2020 01:52:49 AM
// Design Name:
// Module Name: MUX2 1x8
// Project Name:
// Target Devices:
// Tool Versions:
// Description:
//
// Dependencies:
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
module MUX2 1x8(
  input [7:0] in0,
  input [7:0] in1,
  input sel,
  output [7:0] out
```

assign out =  $(in0 \& \{8\{\sim sel\}\}) | (in1[7:0] \& \{8\{sel\}\});$ 

);

```
`timescale 1ns / 1ps
// Company:
// Engineer:
// Create Date: 11/02/2020 10:48:48 PM
// Design Name:
// Module Name: countUD4L
// Project Name:
// Target Devices:
// Tool Versions:
// Description:
//
// Dependencies:
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
module countUD4L(
   input clk, Up, Dw, LD, R,
   input [3:0] Din,
   output [3:0] Q, // uncomment this line if you want Q as an output
   output UTC, DTC
   );
   //wire [1:0] Q; // comment this line if you want Q as an output
   wire d0, d1, d2, d3;
   wire q0, q1, q2, q3;
   wire t1;
   assign t1 = (LD|Up^Dw);
   assign Q = \{q3, q2, q1, q0\};
   assign d0 = ((q0^{(Up|Dw)}) \& LD) | LD \& Din[0];
   assign d1 = ((q1^{(Up&q0) | (Dw&~q0))) &~LD) | LD&Din[1];
   assign d2 = ((q2^{(Up&q0&q1)} | (Dw&~q0&~q1))) &~LD) | LD&Din[2];
   assign d3 = ((q3^{(Up&q0&q1&q2)} | (Dw&~q0&~q1&~q2))) &~LD) | LD&Din[3];
   FDRE \#(.INIT(1'b0)) Q0 FF (.C(clk), .R(R), .CE(t1), .D(d0), .Q(q0));
   FDRE #(.INIT(1'b0)) Q1 FF (.C(clk), .R(R), .CE(t1), .D(d1), .Q(q1));
   FDRE #(.INIT(1'b0)) Q2 FF (.C(clk), .R(R), .CE(t1), .D(d2), .Q(q2));
   FDRE #(.INIT(1'b0)) Q3 FF (.C(clk), .R(R), .CE(t1), .D(d3), .Q(q3));
```

```
assign UTC = Q[3] & Q[2] & Q[1] & Q[0]; assign DTC = \simQ[3] & \simQ[2] & \simQ[1] & \simQ[0];
```

```
`timescale 1ns / 1ps
// Company:
// Engineer:
// Create Date: 11/22/2020 06:44:00 PM
// Design Name:
// Module Name: Counter8UDL
// Project Name:
// Target Devices:
// Tool Versions:
// Description:
//
// Dependencies:
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
module Counter8UDL(
   input clk, Up, Dw, LD, R,
   input [7:0] din,
   output UTC, DTC, Z out,
   output [7:0] Q
   );
   wire u1, u2, u3, u4;
   wire d1, d2, d3, d4;
   wire Up1, Up2, Up3;
   wire Dw1, Dw2, Dw3;
   countUD4L counter1(.clk(clk), .Up(Up), .Dw(Dw), .R(R), .LD(LD), .Din(din[3:0]),
.Q(Q[3:0]), .UTC(u1), .DTC(d1));
   assign Up1 = u1&Up&~Dw;
   assign Dw1 = d1&~Up&Dw;
   countUD4L counter2(.clk(clk), .Up(Up1), .Dw(Dw1), .R(R), .LD(LD),
.Din(din[7:4]), .Q(Q[7:4]));
   assign Z out = Q[7];
endmodule
```

```
`timescale 1ns / 1ps
// Company:
// Engineer:
// Create Date: 11/22/2020 07:26:27 PM
// Design Name:
// Module Name: Test
// Project Name:
// Target Devices:
// Tool Versions:
// Description:
//
// Dependencies:
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
module Test();
 reg clkin, btnR, btnL, btnU;
 wire [15:0] led;
 wire [6:0] seg;
 wire [3:0] an;
 wire dp;
 wire [7:0] D7Seg3, D7Seg2, D7Seg1, D7Seg0;
 Top Level
  UUT (
    .clkin(clkin),
    .btnR(btnR),
    .btnL(btnL),
    .btnU(btnU),
    .seg(seg),
    .dp(dp),
    .led(led),
    .an(an)
    );
 show 7segDisplay showit (.seg(seg),.dp(dp),.an(an),
            .D7Seg0(D7Seg0),.D7Seg1(D7Seg1),.D7Seg2(D7Seg2),.D7Seg3(D7Seg3));
```

// Run this simulation for 3ms. If correct TX ERROR should be 0 at the end.

```
// UTC should be high and then go low at 2,705us and go low at 2,706.3us.
 parameter PERIOD = 10;
 parameter real DUTY CYCLE = 0.5;
 parameter OFFSET = 2;
   initial
            // Clock process for clkin
   begin
     btnU = 1'b0;
   #OFFSET
        clkin = 1'b1;
   forever
   begin
      #(PERIOD-(PERIOD*DUTY CYCLE)) clkin = ~clkin;
   end
    end
    initial
   begin
   // Going Left to Right
   #100;
   btnL=1'b1;
   btnR=1'b0;
   #200;
   btnL=1'b1;
   btnR=1'b1;
   #300;
   btnL=1'b0;
   btnR=1'b1;
   #400;
   btnL=1'b0;
   btnR=1'b0;
   // Going Right to Left
   #500;
   btnL=1'b0;
   btnR=1'b1;
   #600;
   btnL=1'b1;
   btnR=1'b1;
   #700;
   btnL=1'b1;
   btnR=1'b0;
   #800;
   btnL=1'b0;
```

```
btnR=1'b0;
// Enter Left and retreating Left
#900;
btnL=1'b1;
btnR=1'b0;
#1000;
btnL=1'b1;
btnR=1'b1;
#1100;
btnL=1'b1;
btnR=1'b0;
#1200;
btnL=1'b0;
btnR=1'b0;
// Enter Left, Wander, and going Right
#1300;
btnL=1'b1;
btnR=1'b0;
#1400;
btnL=1'b1;
btnR=1'b1;
#1500;
btnL=1'b0;
btnR=1'b1;
#1600;
btnL=1'b1;
btnR=1'b1;
#1700;
btnL=1'b0;
btnR=1'b1;
#1800;
btnL=1'b0;
btnR=1'b0;
// Enter Right and retreating Right
#1900;
btnL=1'b0;
btnR=1'b1;
#2000;
btnL=1'b1;
btnR=1'b1;
#2100;
btnL=1'b1;
btnR=1'b0;
#2200;
btnL=1'b1;
btnR=1'b1;
```

```
#2300;
btnL=1'b0;
btnR=1'b1;
#2400;
btnL=1'b0;
btnR=1'b0;
// Enter Right, Wander Leave Left
#2500;
btnL=1'b0;
btnR=1'b1;
#2600;
btnL=1'b1;
btnR=1'b1;
#2700;
btnL=1'b1;
btnR=1'b0;
#2800;
btnL=1'b1;
btnR=1'b1;
#2900;
btnL=1'b1;
btnR=1'b0;
#3000;
btnL=1'b0;
btnR=1'b0;
// Wander for 15 Sec
#3100;
btnL=1'b0;
btnR=1'b1;
#3200;
btnL=1'b1;
btnR=1'b1;
#3300;
btnL=1'b1;
btnR=1'b0;
#3400;
btnL=1'b1;
btnR=1'b1;
#3500;
btnL=1'b1;
btnR=1'b1;
#3600;
btnL=1'b1;
btnR=1'b0;
#3700;
btnL=1'b1;
```

```
btnR=1'b1;
   #3800;
   btnL=1'b1;
   btnR=1'b0;
   #3900;
   btnL=1'b1;
   btnR=1'b1;
   #4000;
   btnL=1'b1;
   btnR=1'b0;
   #4100;
   btnL=1'b1;
   btnR=1'b1;
   #4200;
   btnL=1'b1;
   btnR=1'b0;
   #4300;
   btnL=1'b1;
   btnR=1'b1;
   #4400;
   btnL=1'b1;
   btnR=1'b0;
   #4500;
   btnL=1'b1;
   btnR=1'b0;
   #4600;
   end
endmodule
module show 7segDisplay (
input [6:0] seg,
input dp,
input [3:0] an,
output reg [7:0] D7Seg0, D7Seg1, D7Seg2, D7Seg3);
reg [7:0] val;
wire ANO, AN1, AN2, AN3;
assign AN0=an[0];
assign AN1=an[1];
assign AN2=an[2];
assign AN3=an[3];
 always @(ANO or val)
```

```
begin
  if (AN0 == 0) D7Seg0 <= val;
  else if (ANO == 1) D7Seg0 <= " ";
  else D7Seg0 <= 8'bX; // non-blocking assignment</pre>
end
always @(AN1 or val)
begin
  if (AN1 == 0) D7Seg1 <= val;
  else if (AN1 == 1) D7Seg1 <= " ";
  else D7Seg1 <= 8'bX; // non-blocking assignment</pre>
end
always @(AN2 or val)
begin
  if (AN2 == 0) D7Seq2 <= val;
  else if (AN2 == 1) D7Seg2 <= " ";
 else D7Seg2 <= 8'bX; // non-blocking assignment</pre>
end
always @(AN3 or val)
begin
  if (AN3 == 0) D7Seg3 <= val;
  else if (AN3 == 1) D7Seg3 <= " ";
  else D7Seg3 <= 8'bX; // non-blocking assignment</pre>
end
always @(seg)
case (seg)
7'b0111111:
     val = "-";
7'b1111111:
     val = " ";
7'b1000000:
     val = "0";
7'b1111001:
     val = "1";
7'b0100100:
     val = "2";
7'b0110000:
     val = "3";
7'b0011001:
     val = "4";
7'b0010010:
     val = "5";
7'b0000010:
```

```
val = "6";
7'b1111000:
    val = "7";
7'b0000000:
    val = "8";
7'b0011000:
    val = "9";
7'b0001000:
    val = "A";
7'b0000011:
    val = "B";
7'b1000110:
    val = "C";
7'b0100001:
    val = "D";
7'b0000110:
    val = "E";
7'b0001110:
    val = "F";
default:
    val = 8'bX;
endcase
```

