```
`timescale 1ns / 1ps
// Company:
// Engineer:
//
// Create Date: 01/20/2017 12:17:24 PM
// Design Name:
// Module Name: lab3 digsel
// Project Name:
// Target Devices:
// Tool Versions:
// Description:
//
// Dependencies:
//
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
//
`timescale 1ps/1ps
module clk wiz 0
```

```
(// Clock in ports
 // Clock out ports
 output clk out1,
 // Status and control signals
 input
       reset,
 output locked,
 input
      clk in1
);
 // Input buffering
wire clk in1 clk wiz 0;
wire clk in2 clk wiz 0;
 IBUF clkin1 ibufg
  (.O (clk in1 clk wiz 0),
   .I (clk_in1));
 // Clocking PRIMITIVE
 //----
 // Instantiation of the MMCM PRIMITIVE
 // * Unused inputs are tied off
 // * Unused outputs are labeled unused
            clk out1 clk wiz 0;
 wire
            clk out2 clk wiz 0;
 wire
            clk out3 clk wiz 0;
 wire
```

```
clk out4 clk wiz 0;
wire
            clk out5 clk wiz 0;
wire
            clk out6 clk wiz 0;
wire
            clk out7 clk wiz 0;
wire
wire [15:0] do unused;
          drdy unused;
wire
           psdone unused;
wire
            locked int;
wire
wire
           clkfbout clk wiz 0;
            clkfbout_buf_clk_wiz_0;
wire
            clkfboutb unused;
wire
  wire clkout0b unused;
 wire clkout1 unused;
 wire clkout1b unused;
 wire clkout2 unused;
 wire clkout2b unused;
 wire clkout3 unused;
 wire clkout3b unused;
 wire clkout4 unused;
wire
            clkout5 unused;
            clkout6 unused;
wire
            clkfbstopped unused;
wire
wire
            clkinstopped unused;
wire
            reset high;
```

```
# (.BANDWIDTH
                         ("OPTIMIZED"),
  .CLKOUT4 CASCADE
                         ("FALSE"),
  .COMPENSATION
                         ("ZHOLD"),
                        ("FALSE"),
  .STARTUP WAIT
  .DIVCLK DIVIDE
                         (1),
  .CLKFBOUT MULT F (9.125),
  .CLKFBOUT PHASE
                  (0.000),
  .CLKFBOUT USE FINE PS ("FALSE"),
  .CLKOUTO DIVIDE F (36.500),
  .CLKOUTO PHASE
                      (0.000),
  .CLKOUTO_DUTY_CYCLE (0.500),
  .CLKOUTO_USE_FINE_PS ("FALSE"),
                    (10.0)
  .CLKIN1 PERIOD
mmcm adv inst
  // Output clocks
                        (clkfbout clk wiz 0),
  .CLKFBOUT
                        (clkfboutb unused),
  .CLKFBOUTB
                        (clk out1 clk wiz 0),
  .CLKOUT0
                        (clkout0b unused),
  .CLKOUT0B
  .CLKOUT1
                        (clkout1 unused),
                        (clkout1b unused),
  .CLKOUT1B
                        (clkout2 unused),
  .CLKOUT2
                        (clkout2b unused),
  .CLKOUT2B
  .CLKOUT3
                        (clkout3 unused),
                        (clkout3b unused),
  .CLKOUT3B
                        (clkout4 unused),
  .CLKOUT4
```

```
(clkout5 unused),
    .CLKOUT5
    .CLKOUT6
                            (clkout6 unused),
     // Input clock control
    .CLKFBIN
(clkfbout buf clk wiz 0),
    .CLKIN1
                            (clk in1 clk wiz 0),
                           (1'b0),
    .CLKIN2
     // Tied to always select the primary
input clock
    .CLKINSEL
                           (1'b1),
    // Ports for dynamic reconfiguration
                           (7'h0),
    . DADDR
                           (1'b0),
    .DCLK
                           (1'b0),
    .DEN
                           (16'h0),
    .DI
                            (do unused),
    . DO
                            (drdy unused),
    .DRDY
                           (1'b0),
    . DWE
    // Ports for dynamic phase shift
                           (1'b0),
    .PSCLK
    .PSEN
                           (1'b0),
                           (1'b0),
    .PSINCDEC
                           (psdone unused),
    . PSDONE
    // Other control and status signals
    .LOCKED
                           (locked int),
    .CLKINSTOPPED
(clkinstopped unused),
```

```
.CLKFBSTOPPED
(clkfbstopped unused),
                        (1'b0),
   . PWRDWN
                        (reset high));
   .RST
 assign reset high = reset;
 assign locked = locked int;
// Clock Monitor clock assigning
// Output buffering
 //----
 BUFG clkf buf
   (.O (clkfbout buf clk wiz 0),
   .I (clkfbout clk wiz 0));
 BUFG clkout1 buf
   (.O (clk out1),
   .I (clk out1 clk wiz 0));
```

```
module clkcntrl4(clkin,
                 //clkb2,
                 seldig);
    input clkin;
  // output clkb2;
  output seldig;
   //wire XLXN 38;
   //wire XLXN 39;
  wire XLXN 44;
  wire XLXN 47;
  wire XLXN 70;
  wire XLXN 71;
  wire XLXN 72;
  wire XLXN 73;
  wire XLXN 74;
  wire XLXN 75;
  wire XLXN 76;
  wire clkb2 DUMMY;
   GND XLXI 24 (.G(XLXN 44));
   (* HU SET = "XLXI 37 73" *)
   CB4CE MXILINX clkcntrl4 XLXI 37
(.C(clkb2 DUMMY),
```

```
.CE(XLXN 73),
.CLR(XLXN 76),
.CEO(XLXN 72),
                                       .Q0(),
                                       .Q1(),
.Q2(XLXN 74),
                                       .Q3(),
                                       .TC());
   (* HU SET = "XLXI 38 74" *)
   CB4CE MXILINX clkcntrl4 XLXI 38
(.C(clkb2 DUMMY),
.CE (XLXN 72),
.CLR(XLXN 76),
.CEO(XLXN 70),
                                       .Q0(),
                                       .Q1(),
                                       .Q2(),
                                       .Q3(),
                                       .TC());
   (* HU SET = "XLXI 39 75" *)
   CB4CE_MXILINX_clkcntrl4 XLXI_39
```

```
(.C(clkb2 DUMMY),
.CE(XLXN 70),
.CLR(XLXN 76),
.CEO(XLXN 71),
                                      .Q0(),
                                       .Q1(),
                                       .Q2(),
                                       .Q3(),
                                       .TC());
   (* HU_SET = "XLXI 40 76" *)
   CB4CE MXILINX_clkcntrl4 XLXI_40
(.C(clkb2 DUMMY),
.CE (XLXN 71),
.CLR(XLXN 76),
                                       .CEO(),
.Q0(XLXN 75),
                                       .Q1(),
                                       .Q2(),
                                       .Q3(),
                                       .TC());
      XLXI 41 (.P(XLXN 73));
   VCC
```

```
GND XLXI 43 (.G(XLXN 76));
  BUF XLXI 328 (.I(clkin),
                  .O(clkb2 DUMMY));
`ifdef XILINX SIMULATOR
  BUF XLXI 336 (.I(XLXN 74),
`else BUF XLXI_336 (.I(XLXN_75),
`endif
                 .O(seldig));
endmodule
module lab3 digsel(
    input clkin,
   input greset, //btnR
   output digsel);
       clk wiz 0 my clk inst (.clk out1(clk),
.reset(greset), .locked(), .clk in1(clkin));
       clkcntrl4 slowit (.clkin(clk),
.seldig(digsel));
       STARTUPE2 #(.PROG USR("FALSE"), //
Activate program event security feature.
Requires encrypted bitstreams.
                     .SIM CCLK FREQ(0.0) //
```

```
Set the Configuration Clock Frequency(ns) for
simulation.
              STARTUPE2 inst (.CFGCLK(), //
1-bit output: Configuration main clock output
                               .CFGMCLK(), //
1-bit output: Configuration internal
oscillator clock output
                               .EOS(),
1-bit output: Active high output signal
indicating the End Of Startup.
                               .PREQ(),// 1-bit
output: PROGRAM request to fabric output
                               .CLK(), //
1-bit input: User start-up clock input
                               .GSR (greset),
// 1-bit input: Global Set/Reset input (GSR
cannot be used for the port name)
                               .GTS(), //
1-bit input: Global 3-state input (GTS cannot
be used for the port name)
                               .KEYCLEARB(), //
1-bit input: Clear AES Decrypter Key input
from Battery-Backed RAM (BBRAM)
                               .PACK(), //
1-bit input: PROGRAM acknowledge input
                               .USRCCLKO(), //
```

```
1-bit input: User CCLK input
                               .USRCCLKTS(), //
1-bit input: User CCLK 3-state enable input
                                .USRDONEO(), //
1-bit input: User DONE pin output control
                                .USRDONETS() //
1-bit input: User DONE 3-state enable output
                              ); // End of
STARTUPE2 inst instantiation
endmodule
module FTCE MXILINX clkcntrl4(C,
                               CE,
                               CLR,
                               Τ,
                               Q);
  parameter INIT = 1'b0;
    input C;
    input CE;
    input CLR;
    input T;
```

```
output Q;
   wire TQ;
   wire Q DUMMY;
   assign Q = Q DUMMY;
   XOR2 I_36_32 (.I0(T),
                  .I1(Q DUMMY),
                  .O(TQ));
   ///(* RLOC = "X0Y0" *)
   FDCE I_36_35 (.C(C),
                  .CE(CE),
                  .CLR (CLR),
                  .D(TQ),
                  .Q(Q_DUMMY));
endmodule
`timescale 1ns / 1ps
module CB4CE MXILINX clkcntrl4(C,
                                 CE,
                                 CLR,
                                 CEO,
                                 Q0,
                                 Q1,
                                 Q2,
                                 Q3,
                                 TC);
```

```
input C;
 input CE;
 input CLR;
output CEO;
output Q0;
output Q1;
output Q2;
output Q3;
output TC;
wire T2;
wire T3;
wire XLXN 1;
wire Q0 DUMMY;
wire Q1 DUMMY;
wire Q2 DUMMY;
wire Q3 DUMMY;
wire TC DUMMY;
assign Q0 = Q0 DUMMY;
assign Q1 = Q1 DUMMY;
assign Q2 = Q2 DUMMY;
assign Q3 = Q3 DUMMY;
assign TC = TC DUMMY;
(* HU SET = "I Q0 69" *)
FTCE MXILINX clkcntrl4 #( .INIT(1'b0) )
```

```
I Q0 (.C(C),
                                   .CE(CE),
                                   .CLR (CLR),
                                   .T(XLXN 1),
                                   .Q(Q0 DUMMY));
   (* HU SET = "I Q1 70" *)
   FTCE_MXILINX_clkcntrl4 #( .INIT(1'b0) )
I Q1 (.C(C),
                                   .CE(CE),
                                   .CLR (CLR),
                                   .T(Q0 DUMMY),
                                   .Q(Q1 DUMMY));
   (* HU SET = "I Q2 71" *)
   FTCE MXILINX clkcntrl4 #( .INIT(1'b0) )
I Q2 (.C(C),
                                   .CE(CE),
                                   .CLR (CLR),
                                   .T(T2),
                                   .Q(Q2 DUMMY));
   (* HU SET = "I Q3 72" *)
   FTCE_MXILINX_clkcntrl4 #( .INIT(1'b0) )
I Q3 (.C(C),
                                   .CE(CE),
                                   .CLR (CLR),
                                   .T(T3),
                                   .Q(Q3 DUMMY));
   AND4 I_36_31 (.IO(Q3 DUMMY),
```

```
.I1(Q2 DUMMY),
               .I2(Q1 DUMMY),
               .I3(Q0 DUMMY),
               .O(TC DUMMY));
AND3 I_36_32 (.IO(Q2_DUMMY),
               .I1(Q1 DUMMY),
               .I2(Q0 DUMMY),
               .O(T3));
AND2 I_36_33 (.IO(Q1_DUMMY),
               .I1(Q0 DUMMY),
               .O(T2));
VCC I_36_58 (.P(XLXN_1));
AND2 I_36_67 (.IO(CE),
               .I1(TC DUMMY),
               .O(CEO));
```

endmodule