Lab 5 Simon Carballo 1618309 11/13/2020 Section D

#### Write Up

- **Description:** In this lab we were tasked to design a game of number matching with sequential circuits. The objective of this game is to press the button exactly at the right timing so the numbers on the left two displays match the numbers on the right. Each round a random number is generated and displayed on the left two displays. The right two counts up at a fast pace and when the button is pressed to stop the count you will know whether or not you matched the number by a series of blinking lights.
- **Design:** For this design we have the Top Level that calls for multiple subsections which includes: Clock(Provided), Edge\_Detector(Stop, New\_Game), StateMachine, 8-bit Counter, Ring Counter, Selector, and the Segment\_Display Converter. As we go over each subsection we will look more into depth of how each section is designed.

#### - Clock:

This code is provided by the lab manual so I do not know how to go into depth on every detail. Basically this module is the global clock and reset for all of the counters in the Top\_Level. It takes in the inputs of clkin from the constraint file, and manipulates it to become the net clk for the sequential design. We also use this to get Dig\_sel for the ring counter (Explained in Ring Counter Module). In this lab we also use the qsec, which outputs the clk signal which is high for one clk cycle every ½ of a second. This makes it possible to create a counter that counts on it's own!(described in Counter Module)

### - Edge Detector:

The Edge Detector is used to input a synchronized high value when a button is pressed. The Edge Detector will generate a high value for one clock cycle if the past two inputs consist of a 0 followed by a 1. In this case we use btnU as the Stop for the counter and btnC to start a New Round. Basically, if the BtnU or BtnC is pressed, it will output one high value which feeds into the counter.

#### - State Machine;

The entire lab is operated using a state machine that functions with D Flip-Flops and control logic. A general design was given to us which stated that we needed the inputs: Go, Stop, FourSec, TwoSec, Match, clk and the outputs being: ShowNum, ResetTimer, RunGame, Scored, FlashBoth, FlashAlt. Each output and input is configured using logic to function the game. This logic is created

using One Hot encoding. In my design I decided to use 5 states: Start, NewRound, Counting, Win and Lose which are put together with the logic as shown below:

# - Start:

PS	4Sec	(Go)btnC
Q0	-	0
Q3	1	-
Q4	1	-

 $D0 = Q0*\sim btnC + Q3*4sec + Q4*4sec$ 

- New Round

PS	btnC(Go)	2sec
Q1	-	0
Q0	1	-

 $D1 = Q0*btnC + Q1*\sim 2sec$ 

- Count

PS	4Sec	(Go)btnC
Q2	-	0
Q1	1	-

 $D2 = Q1*2sec + Q2*\sim btnU$ 

- Win

PS	Stop	Match	4sec
Q2	-	0	-
Q3	1	-	0

 $D3 = Q2*Stop*Match + Q3*\sim4sec$ 

- Lose

PS	Stop	Match	4sec
Q2	1	0	-
Q4	-	-	0

 $D4 = Q2*Stop*\sim Match + Q4*\sim 4sec$ 

Outputs:

ShowNum = ~START; ResetTimer = Next\_NRND RunGame = Count; FlashBoth = WIN&Match&~FourSec; FlashAlt = LOSE&~Match&~FourSec; Scored = WIN&Match;

- With all of these boolean expression we can combine them into one module to create a State Machine that acts as the brain of the game

#### - LFSR:

The LFSR is used as a random number generator to be run at every new round. This module is like an 8bit counter but it is randomized due to the xor gate that connects to the initial flip flop causing different 8-bit values to be output for every clk cycle. Although this is an actual pattern to this, it is so broad that we can consider it to be random for the lab's case

# - 8-bit Counter(Converted from 16-bit counter from previous labs):

In our previous lab write-up we examined how the 16-bit counter was made and how it works. Since we only require 5 bits maximum in this lab I added a reset to the counter and set it to reset when the sixth bit is high. Other than that adjustment to the counter we can use the counter as is for the Game Counter and for the Time Counter

### - <u>Led Shifter:</u>

This module is necessary to count the score for the game. This is a very simple FF adder that adds and outputs the leds as the scores tally up.

#### - Ring Counter:

The ring counter is used as encode to create a one-hot/single active in 4-bit bus. This is used to set values for the selector. The module is created using a start(CE) and the clock(clk) which iterates through 4 flip flops as one state. In order to do this we connect the 4 flip flops in a complete loop and initialize one of the flip flops. This way we would get the outputs 0001, 0010, 0100, 1000, repeat.

#### - Selector:

The selector is used to select a segment of it's inputs and output it with it's respective weight. This module is made with just boolean expressions with the inputs being the ring counter and the 16-bit counter and the output being the input to a seven\_segment converter. As we review above the ring counter will feed a set

of 4-bits with one active bit therefore giving it a state value for a certain part of the 16-bit you want to pass through. In this case, we want to pass through every 4-bits of the counter starting from 0. In pseudo code, it looks like this:

- H is N[15:12] when sel=(1000)
- H is N[11:8] when sel=(0100)
- H is N[7:4] when sel=(0010)
- H is N[3:0] when sel=(0001)

When we put it in verilog it looks like this:

```
- H = (N[15:12] & {4{( sel[3] & ~sel[2] & ~sel[1] & ~sel[0])}})|

(N[11:8] & {4{(~sel[3] & sel[2] & ~sel[1] & ~sel[0])}})|


(N[7:4] & {4{(~sel[3] & ~sel[2] & sel[1] & ~sel[0])}})|

(N[3:0] & {4{(~sel[3] & ~sel[2] & ~sel[1] & sel[0])}});
```

### - <u>Seven Segment Converter:</u>

Finally we have the Seven Segment Converter. This module has been reviewed in previous lab reports and it works exactly the same. It takes in 4 inputs and uses boolean expressions to output the proper values to its respective segments.

# - <u>Top Level:</u>




- In this diagram we see all the modules that were used in this lab. I have compacted many of the logic for the wires to fit everything into the page.

### - Testing & Simulation:

In this lab the logic was mostly straightforward and simple. Unfortunately due to the many modules that were involved in this lab unlike the others, there was a higher chance for errors, therefore leading to more time searching for the cause of these errors. I bumped into a timing loop early on in my design and could not run any tests until I located the error. This process took a very long time, but after I found the issue I was able to visually test the sequential circuit using a visual inspection of the basys3 board.

#### - Results:

1. State Diagram (Equations Explained in Module)



- Start: Start is used as the Idle state and the initial state of the state machine. It is used to await a btnC signal to proceed to a new round for the game. It is also used to reset the timer counter that is used to make sure the other states are synchronized with the wait times.
- New Round: Is a state that starts a new round of the game which will pull a random number from the LFSR and display it with the Show\_Num on high.
- Counting: Is the state that starts the counting on the right two displays. This continues to loop until the stop button is pressed (btnU).
- Win: In this case we have stopped and matched the count values with the LFSR values therefore winning a point adding a point to the LED shifter. This state will also output for flashBoth to make both display flash in sequence
- Lose: In this state we have lost due to Match being false, therefore it will output flashAlt which Alternates the flash on the display.

### - Conclusion:

This lab was definitely much fun as we got to work with state machines in our sequential circuit. The design phase was fairly straightforward and easy to work with. This design opened a section of knowledge to create a "brain" in a circuit that is filled with simple ANDs and OR gates. I overthink most of the things I do in verilog and by building a State Machine I began to realize how simple the designs are for these circuits.

```
`timescale 1ns / 1ps
// Company:
// Engineer:
//
// Create Date: 11/11/2020 10:25:56 PM
// Design Name:
// Module Name: Top Level
// Project Name:
// Target Devices:
// Tool Versions:
// Description:
//
// Dependencies:
//
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
//
module Top Level(
  input clkin, btnR, btnU, btnC,
  output [15:0] led,
  output [3:0] an,
```

```
output dp,
output [6:0] seg
);
// Timing Wires
wire clk;
wire digsel;
wire qsec;
//State Machine Wires
wire Show Num;
wire R;
wire Run;
wire Match;
wire Score;
wire TwoSec;
wire FourSec;
wire Both;
wire Alt;
wire Go;
wire Stop;
//Counter Wires
wire [15:0] TC Out;
wire [5:0] rnd6;
wire [15:0] Q16;
wire [7:0] top;
```

```
wire [7:0] bot;
   wire [5:0] Random;
    // Unused Wires
   wire [1:0] LFSR Unused;
   wire [1:0] Bit Unused;
    //Top View
   Edge Detector Go Edge (.clk(clk),
.Btn(btnC), .out(Go));
   Edge Detector Stop Edge (.clk(clk),
.Btn(btnU), .out(Stop));
    lab5 clks slowit(.clkin(clkin),
.greset(btnR), .clk(clk), .digsel(digsel),
.qsec(qsec));
    State Machine FSM (.Go (Go), .Stop (Stop),
.FourSecs (FourSec), .TwoSecs (TwoSec),
.Match (Match), .clk(clk), .ShowNum (Show Num),
    .ResetTimer(R), .RunGame(Run),
.Scored (Score), .FlashBoth (Both),
.FlashAlt(Alt));
    // Generator
    Generator LFSR(.clk(clk), .run(~Show Num),
.rnd({LFSR Unused, rnd6}));
```

```
//FDRE #(.INIT(1'b0)) LFSR FF[5:0]
(.C(\{6\{clk\}\}), .CE(\sim \{6\{Show Num\}\}), .D(rnd6),
.Q(Random[5:0]));
   assign top = \{1'b0, 1'b0, rnd6\};
    // Game Counter
    counterUD16L Game (.clk(clk),
.Up(qsec&Run), .Dw(1'b0), .R(R|Q16[6]),
.din(16'b0), .Q(Q16));
    assign bot = \{1'b0, 1'b0, Q16[5:0]\};
   // Time Counter
// Time Counter Time(.clk(clk),
.CE(Show Num|Both|Alt), .reset(Reset Timer),
.Q(TC Out));
    //wire Reset;
    //Edge Detector Reset Edge(.clk(clk),
.Btn(R), .out(Reset));
  counter16UDL Time(.clk(clk), .CE(qsec),
.Reset(R), .Q(TC Out));
    counterUD16L Time(.clk(clk), .Up(qsec),
.Dw(1'b0), .R(Go|Stop), .din(16'b0),
.Q(TC Out));
// input clk, Up, Dw, LD,
//
  input [15:0] din,
//
  output UTC, DTC,
```

```
// assign TwoSec =
~TC Out[7]&~TC Out[6]&~TC Out[5]&~TC Out[4]&~T
C Out[3]&TC Out[2]&~TC Out[1]&~TC Out[0];
// assign FourSec =
~TC Out[7]&~TC Out[6]&~TC Out[5]&~TC Out[4]&TC
_Out[3]&TC_Out[2]&~TC_Out[1]&~TC Out[0];
   assign TwoSec= TC Out[3];
    assign FourSec= TC Out[4];
    //assign Match= top⊥
    assign Match = \sim (rnd6[5] ^ Q16[5]) \&
~(rnd6[4] ^ Q16[4]) & ~(rnd6[3] ^ Q16[3]) &
~(rnd6[2] ^ Q16[2]) & ~(rnd6[1] ^ Q16[1]) &
\sim (\text{rnd6}[0] ^ Q16[0]);
    //assign rnd6[5:0]&Q16[5:0];
   //Display Wires
   wire [3:0] ring;
   wire [3:0] Inputs;
   wire Scored;
   Edge Detector LED(.clk(clk), .Btn(Score),
.out(Scored));
    LED Shifter LEDs (.In (1'b1), .CE (Scored),
.R(btnR), .clk(clk), .out(led));
```

// output [15:0] Q

```
Ring Counter Ring (.start (digsel),
.clk(clk), .out(ring));
    Selector Select(.sel(ring), .N({top,bot}),
.H(Inputs));
    Segment Display Display (.n (Inputs),
.sego(seg));
    assign an [0] = \sim (ring[0] \&
(~Both|~TC Out[0])&(~Alt|~TC Out[0]));
    assign an [1] = \sim (ring[1] \&
(~Both|~TC Out[0])&(~Alt|~TC Out[0]));
    assign an [2] = \sim ((ring[2] \& Show Num) \&
(~Both|~TC Out[0])&(~Alt|TC Out[0]));
    assign an [3] = \sim ((ring[3] \& Show Num) \&
(~Both|~TC Out[0])&(~Alt|TC Out[0]));
    assign dp = 1'b1;
```

```
`timescale 1ns / 1ps
// Company:
// Engineer:
//
// Create Date: 11/03/2020 02:06:48 AM
// Design Name:
// Module Name: Edge Detector
// Project Name:
// Target Devices:
// Tool Versions:
// Description:
//
// Dependencies:
//
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
//
module Edge Detector(
  input Btn, clk,
  output out
```

```
);
    wire t1;
    FDRE #(.INIT(1'b0)) Edge (.C(clk),
.R(1'b0), .CE(1'b1), .D(Btn), .Q(t1));
    assign out = Btn&~t1;
endmodule
```

```
`timescale 1ns / 1ps
// Company:
// Engineer:
//
// Create Date: 11/12/2020 03:57:20 PM
// Design Name:
// Module Name: Control Logic
// Project Name:
// Target Devices:
// Tool Versions:
// Description:
//
// Dependencies:
//
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
//
module Control Logic(
  input Go, Stop, Match, TwoSec, FourSec,
  input [4:0] PS,
```

```
output [4:0] NS,
   output ShowNum, ResetTimer, RunGame,
Scored, FlashBoth, FlashAlt
   );
   wire START, NRND, Count, WIN, LOSE;
   wire Next START, Next NRND, Next Count,
Next WIN, Next LOSE;
   // Present State
   assign START = PS[0];
   assign NRND = PS[1];
   assign Count = PS[2];
   assign WIN = PS[3];
   assign LOSE = PS[4];
   // Next State
   assign NS[0] = Next START;
   assign NS[1] = Next_NRND;
   assign NS[2] = Next Count;
   assign NS[3] = Next WIN;
   assign NS[4] = Next LOSE;
   //Enter Logic
   assign Next START = START&~Go |
WIN&FourSec | LOSE&FourSec;
   assign Next NRND = START&Go |
```

```
NRND&~TwoSec;
    assign Next Count = NRND&TwoSec |
Count&~Stop;
   assign Next WIN = (Count&Stop&Match) |
(WIN&~FourSec);
    assign Next LOSE = (Count&Stop&~Match) |
(LOSE&~FourSec);
    // Outputs
    assign ShowNum = ~START;
    assign ResetTimer =
NS[1];//Next NRND|Next WIN|Next LOSE;
    assign RunGame = Count;
    assign FlashBoth = WIN&Match&~FourSec;
    assign FlashAlt = LOSE&~Match&~FourSec;
    assign Scored = WIN&Match;
```

```
`timescale 1ns / 1ps
// Company:
// Engineer:
//
// Create Date: 11/12/2020 03:47:40 PM
// Design Name:
// Module Name: State Machine
// Project Name:
// Target Devices:
// Tool Versions:
// Description:
//
// Dependencies:
//
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
//
module State Machine(
  input Go, Stop, FourSecs, TwoSecs, Match,
clk,
```

```
output ShowNum, ResetTimer, RunGame,
Scored, FlashBoth, FlashAlt
    );
   wire [4:0] PS;
   wire [4:0] NS;
    Control Logic Control Logic FSM (.Go (Go),
.Stop(Stop), .FourSec(FourSecs),
.TwoSec(TwoSecs), .Match(Match), .PS(PS),
.NS(NS),
    .ShowNum (ShowNum),
.ResetTimer(ResetTimer), .RunGame(RunGame),
.Scored (Scored), .FlashBoth (FlashBoth),
.FlashAlt(FlashAlt));
   //FDRE #(.INIT(1'b0)) Q0 FF (.C(clk),
.CE(1'b1), .D(NS[0]), .Q(PS[0]));
   //FDRE #(.INIT(1'b0)) Q1 FF (.C(clk),
.CE(1'b1), .D(NS[1]), .Q(PS[1]));
   //FDRE #(.INIT(1'b0)) Q2 FF (.C(clk),
.CE(1'b1), .D(NS[2]), .Q(PS[2]));
   //FDRE #(.INIT(1'b0)) Q3 FF (.C(clk),
.CE(1'b1), .D(NS[3]), .Q(PS[3]));
   //FDRE #(.INIT(1'b0)) Q4 FF (.C(clk),
.CE(1'b1), .D(NS[4]), .Q(PS[4]));
```

```
FDRE #(.INIT(1'b1)) Q0_FF (.C(clk),
.CE(1'b1), .D(NS[0]), .Q(PS[0]));
   FDRE #(.INIT(1'b0)) Q123_FF[4:1]
(.C({4{clk}}), .CE({4{1'b1}}), .D(NS[4:1]),
.Q(PS[4:1]));
```

```
`timescale 1ns / 1ps
// Company:
// Engineer:
// Create Date: 11/11/2020 06:51:53 PM
// Design Name:
// Module Name: Generator
// Project Name:
// Target Devices:
// Tool Versions:
// Description:
//
// Dependencies:
//
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
//
module Generator(
  input clk,
  input run,
```

```
output [7:0] rnd
    );
   wire t1;
   assign t1 = rnd[0] ^ rnd[5] ^ rnd[6] ^
rnd[7];
    FDRE #(.INIT(1'b1)) Q0 FF (.C(clk),
.R(1'b0), .CE(run), .D(t1), .Q(rnd[0]);
   FDRE #(.INIT(1'b0)) Q1 FF (.C(clk),
.R(1'b0), .CE(run), .D(rnd[0]), .Q(rnd[1]));
    FDRE #(.INIT(1'b0)) Q2 FF (.C(clk),
.R(1'b0), .CE(run), .D(rnd[1]), .Q(rnd[2]));
   FDRE #(.INIT(1'b0)) Q3 FF (.C(clk),
.R(1'b0), .CE(run), .D(rnd[2]), .Q(rnd[3]));
    FDRE #(.INIT(1'b0)) Q4 FF (.C(clk),
.R(1'b0), .CE(run), .D(rnd[3]), .Q(rnd[4]));
    FDRE \# (.INIT(1'b0)) Q5 FF (.C(clk),
.R(1'b0), .CE(run), .D(rnd[4]), .Q(rnd[5]));
    FDRE #(.INIT(1'b0)) Q6 FF (.C(clk),
.R(1'b0), .CE(run), .D(rnd[5]), .Q(rnd[6]));
   FDRE #(.INIT(1'b0)) Q7 FF (.C(clk),
.R(1'b0), .CE(run), .D(rnd[6]), .Q(rnd[7]));
```

```
`timescale 1ns / 1ps
// Company:
// Engineer:
//
// Create Date: 11/03/2020 02:04:10 AM
// Design Name:
// Module Name: counterUD16L
// Project Name:
// Target Devices:
// Tool Versions:
// Description:
//
// Dependencies:
//
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
//
module counterUD16L(
  input clk, Up, Dw, LD, R,
  input [15:0] din,
```

```
output UTC, DTC,
    output [15:0] Q
    );
   wire u1, u2, u3, u4;
   wire d1, d2, d3, d4;
   wire Up1, Up2, Up3;
   wire Dw1, Dw2, Dw3;
    countUD4L counter1(.clk(clk), .Up(Up),
.Dw(Dw), .LD(), .R(R), .Din(din[3:0]),
.Q(Q[3:0]), .UTC(u1), .DTC(d1));
    assign Up1 = u1&Up&~Dw;
    assign Dw1 = d1&\sim Up&Dw;
    countUD4L counter2(.clk(clk), .Up(Up1),
.Dw(Dw1), .LD(), .R(R), .Din(din[7:4]),
.Q(Q[7:4]), .UTC(u2), .DTC(d2));
    assign Up2 = u1&u2&Up&\sim Dw;
    assign Dw2 = d1&d2&\sim Up&Dw;
    countUD4L counter3(.clk(clk), .Up(Up2),
.Dw(Dw2), .LD(), .R(R), .Din(din[11:8]),
.Q(Q[11:8]), .UTC(u3), .DTC(d3));
    assign Up3 = u1&u2&u3&Up&\sim Dw;
    assign Dw3 = d1&d2&d3&\sim Up&Dw;
    countUD4L counter4(.clk(clk), .Up(Up3),
.Dw(Dw3), .LD(), .R(R), .Din(din[15:12]),
.Q(Q[15:12]), .UTC(u4), .DTC(d4));
```

```
assign UTC = u1&u2&u3&u4;
assign DTC = d1&d2&d3&d4;
```

```
`timescale 1ns / 1ps
// Company:
// Engineer:
//
// Create Date: 11/02/2020 10:48:48 PM
// Design Name:
// Module Name: countUD4L
// Project Name:
// Target Devices:
// Tool Versions:
// Description:
//
// Dependencies:
//
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
//
module countUD4L(
  input clk, Up, Dw, LD, R,
  input [3:0] Din,
```

```
output [3:0] Q, // uncomment this line if
you want Q as an output
    output UTC, DTC
    );
    //wire [1:0] Q; // comment this line if
you want Q as an output
    wire d0, d1, d2, d3;
    wire q0, q1, q2, q3;
    wire t1;
    assign t1 = (LD|Up^Dw);
    assign Q = \{q3, q2, q1, q0\};
    assign d0 = ((q0^(Up|Dw)) \& LD) | LD \& Din[0];
    assign d1 =
((q1^{(Up&q0)} | (Dw&~q0))) &~LD) | LD&Din[1];
    assign d2 =
((q2^{(Up&q0&q1)} | (Dw&~q0&~q1))) &~LD) | LD&Din[2]
    assign d3 =
((q3^{(Up&q0&q1&q2)} | (Dw&~q0&~q1&~q2))) &~LD) | LD
&Din[3];
    //assign d0 =
((~Q[0]&Up&~Dw)|(~Q[4]&~Up&Dw))&~LD |
LD&Din[0];
```

```
//assign d1 =
(((Q[1]^Q[0])\&Up\&\sim Dw)|(((\sim Q[4]\&Q[3])|(Q[4]\&Q[3]))
]))&~Up&Dw))&~LD | LD&Din[1];
    //assign d2 =
((((Q[2]\&\sim Q[0])|(Q[2]\&\sim Q[1])|(\sim Q[2]\&Q[1]\&Q[0]))
) & Up \& Dw) | (((Q[2] \& Q[3] \& Q[4]) | (Q[4] & Q[2]) | (Q
[3]&Q[2]))&~Up&Dw))&~LD | LD&Din[2];
    //assign d3 =
((((Q[3]\&\sim Q[2])|(Q[3]\&\sim Q[0])|(Q[3]\&\sim Q[1])|(\sim Q[
3] \&Q[2] \&Q[1] \&Q[0])) \&Up \& \sim Dw) | (((Q[1] \&Q[2])) | (Q[
1] \& Q[4]) | (Q[1] \& Q[3]) | (~Q[1] \& ~Q[2] \& ~Q[3] \& ~Q[4])
)&~Up&Dw)))&~LD | LD&Din[3];
    //assign d1 =
((Q[0]^{(Up\&\sim Dw)} | (\sim Up\&Dw))))\&\sim LD | LD\&Din[0];
    //assign d2 =
((Q[1]^((Up&~Dw&Q[0])|(~Up&Dw&~Q[0]))))&~LD |
LD&Din[1];
    //assign d3 =
((Q[2]^{(Up\&\sim Dw\&Q[0]\&Q[1])} | (\sim Up\&Dw\&\sim Q[0]\&\sim Q[1]))
))))&~LD | LD&Din[2];
    //assign d4 =
((Q[3]^((Up&~Dw&Q[0]&Q[1]&Q[2])|(~Up&Dw&~Q[0]&
\sim Q[1] \& \sim Q[2])))) \& \sim LD | LD \& Din[3];
    FDRE #(.INIT(1'b0)) Q0 FF (.C(clk), .R(R),
.CE(t1), .D(d0), .Q(q0));
```

```
FDRE #(.INIT(1'b0)) Q1_FF (.C(clk), .R(R),
.CE(t1), .D(d1), .Q(q1));
   FDRE #(.INIT(1'b0)) Q2_FF (.C(clk), .R(R),
.CE(t1), .D(d2), .Q(q2));
   FDRE #(.INIT(1'b0)) Q3_FF (.C(clk), .R(R),
.CE(t1), .D(d3), .Q(q3));

assign UTC = Q[3] & Q[2] & Q[1] & Q[0];
   assign DTC = ~Q[3] & ~Q[2] & ~Q[1] &
~Q[0];
endmodule
```

```
`timescale 1ns / 1ps
// Company:
// Engineer:
//
// Create Date: 11/13/2020 12:05:10 AM
// Design Name:
// Module Name: LED Shifter
// Project Name:
// Target Devices:
// Tool Versions:
// Description:
//
// Dependencies:
//
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
//
module LED Shifter(
  input In, CE, R, clk,
  output [15:0] out
```

```
FDRE \# (.INIT(1'b0)) LED 0 (.C(clk), .R(R),
.CE(CE), .D(In), .Q(out[0]));
   FDRE \# (.INIT(1'b0)) LED 1 (.C(clk), .R(R),
.CE(CE), .D(In&out[0]), .Q(out[1]));
   FDRE \# (.INIT(1'b0)) LED 2 (.C(clk), .R(R),
.CE(CE), .D(In&out[1]), .Q(out[2]));
   FDRE \# (.INIT(1'b0)) LED 3 (.C(clk), .R(R),
.CE(CE), .D(In&out[2]), .Q(out[3]));
   FDRE \# (.INIT(1'b0)) LED 4 (.C(clk), .R(R),
.CE(CE), .D(In&out[3]), .Q(out[4]));
   FDRE \# (.INIT(1'b0)) LED 5 (.C(clk), .R(R),
.CE(CE), .D(In&out[4]), .Q(out[5]));
   FDRE \# (.INIT(1'b0)) LED 6 (.C(clk), .R(R),
.CE(CE), .D(In&out[5]), .Q(out[6]));
   FDRE \# (.INIT(1'b0)) LED 7 (.C(clk), .R(R),
.CE(CE), .D(In&out[6]), .Q(out[7]));
   FDRE \# (.INIT(1'b0)) LED 8 (.C(clk), .R(R),
.CE(CE), .D(In&out[7]), .Q(out[8]));
   FDRE \# (.INIT(1'b0)) LED 9 (.C(clk), .R(R),
.CE(CE), .D(In&out[8]), .Q(out[9]));
   FDRE #(.INIT(1'b0)) LED 10 (.C(clk),
R(R), CE(CE), D(In&out[9]), Q(out[10]);
   FDRE #(.INIT(1'b0)) LED 11 (.C(clk),
.R(R), .CE(CE), .D(In&out[10]), .Q(out[11]));
   FDRE #(.INIT(1'b0)) LED 12 (.C(clk),
```

);

```
.R(R), .CE(CE), .D(In&out[11]), .Q(out[12]));

FDRE #(.INIT(1'b0)) LED_13 (.C(clk),
.R(R), .CE(CE), .D(In&out[12]), .Q(out[13]));
FDRE #(.INIT(1'b0)) LED_14 (.C(clk),
.R(R), .CE(CE), .D(In&out[13]), .Q(out[14]));
FDRE #(.INIT(1'b0)) LED_15 (.C(clk),
.R(R), .CE(CE), .D(In&out[14]), .Q(out[15]));
endmodule
```

```
`timescale 1ns / 1ps
// Company:
// Engineer:
//
// Create Date: 10/22/2020 01:27:56 AM
// Design Name:
// Module Name: MUX8 1
// Project Name:
// Target Devices:
// Tool Versions:
// Description:
//
// Dependencies: !
//
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
//
module MUX8 1(
  input [7:0] in,
  input [2:0] sel,
```

```
output out
);

assign out = (in[0] & ~sel[2] & ~sel[1] &
~sel[0])|
  (in[1] & ~sel[2] & ~sel[1] & sel[0])|
  (in[2] & ~sel[2] & sel[1] & ~sel[0])|
  (in[3] & ~sel[2] & sel[1] & sel[0])|
  (in[4] & sel[2] & ~sel[1] & ~sel[0])|
  (in[5] & sel[2] & ~sel[1] & sel[0])|
  (in[6] & sel[2] & sel[1] & ~sel[0])|
  (in[7] & sel[2] & sel[1] & sel[0]);
```

```
`timescale 1ns / 1ps
// Company:
// Engineer:
//
// Create Date: 10/22/2020 02:40:39 PM
// Design Name:
// Module Name: Segment Display
// Project Name:
// Target Devices:
// Tool Versions:
// Description:
//
// Dependencies:
//
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
//
module Segment Display(
  input [3:0] n,
  output [6:0] sego
```

```
MUX8 1 SegA(.in({1'b0, n[0], n[0], 1'b0,
1'b0, \simn[0], 1'b0, n[0]}), .sel(n[3:1]),
.out(sego[0]));
    MUX8 1 SegB(.in(\{1'b1, \sim n[0], n[0], 1'b0,
\simn[0], n[0], 1'b0, 1'b0}), .sel(n[3:1]),
.out(sego[1]));
    MUX8 1 SegC(.in(\{1'b1, \sim n[0], 1'b0, 1'b0,
1'b0, 1'b0, \sim n[0], 1'b0}), .sel(n[3:1]),
.out(sego[2]));
    MUX8 1 SegD(.in(\{n[0], 1'b0, \sim n[0], n[0],
n[0], \sim n[0], 1'b0, n[0]}), .sel(n[3:1]),
.out(sego[3]));
    MUX8 1 SegE(.in({1'b0, 1'b0, 1'b0, n[0],
n[0], 1'b1, n[0], n[0]), .sel(n[3:1]),
.out(sego[4]));
    MUX8 1 SegF(.in({1'b0, n[0], 1'b0, 1'b0,
n[0], 1'b0, 1'b1, n[0]), .sel(n[3:1]),
.out(sego[5]));
    MUX8 1 SegG(.in({1'b0, ~n[0], 1'b0, 1'b0,}
n[0], 1'b0, 1'b0, 1'b1}), .sel(n[3:1]),
.out(sego[6]));
```

);

```
`timescale 1ns / 1ps
// Company:
// Engineer:
//
// Create Date: 11/03/2020 04:00:44 PM
// Design Name:
// Module Name: Ring Counter
// Project Name:
// Target Devices:
// Tool Versions:
// Description:
//
// Dependencies:
//
// Revision:
// Revision 0.01 - File Created
// Additional Comments:
//
module Ring Counter(
  input start, clk,
  output [3:0] out
```

```
//wire [1:0] Q; // comment this line if
you want Q as an output
   wire d0, d1, d2, d3;
    FDRE #(.INIT(1'b1)) Ringcounter1 (.C(clk),
.R(1'b0), .CE(start), .D(d3), .Q(d0));
    FDRE #(.INIT(1'b0)) Ringcounter2 (.C(clk),
.R(1'b0), .CE(start), .D(d0), .Q(d1));
   FDRE #(.INIT(1'b0)) Ringcounter3 (.C(clk),
.R(1'b0), .CE(start), .D(d1), .Q(d2));
    FDRE #(.INIT(1'b0)) Ringcounter4 (.C(clk),
.R(1'b0), .CE(start), .D(d2), .Q(d3));
   assign out = \{d3, d2, d1, d0\};
endmodule
```

);

