
6863 Formal Verification Project - a RISC-V design

Group Member: Ye Hang, Junfeng Zou, Yunyang Lu

Motivation

The RISC(Reduced Instruction Set Computing)-V processor is an open-source, modular instruction set architecture which is widely researched and implemented in various applications. Despite its popularity, the formal verification of RISC-V designs are not always available. This project focuses on verifying key functionalities of a RISC-V processor pipeline architecture implemented in SystemVerilog, which is available in https://github.com/estufa-cin-ufpe/RISC-V-Pipeline.

Overview



Methodology

Overall - bottom up approach: First analyze the components, then analyze the system-wise functionality.

For each component,


- Write properties
- Convert properties into assertions, assumptions, etc. in .sv file
- Run the formal verification tool (Jasper Gold)
- Check the result and prove/disprove the component functionality

Register file

- 1. Safety Property
 - a. When there is a write request, the registers in other addresses should not change their value.
 - b. The values stored in the register file are cleared to 0 after the reset signal is received.
- 2. Liveness Property
 - a. If there is a write request, the register in the designated address will eventually update to the write data value (or be updated to the correct value in expected cycles).
 - A change in read register address(es) should switch the correct corresponding Read data output in one clock cycle.

Register file

```
41 assume property($stable(rg wrt dest) && $stable(rg wrt en));
42
43 assert property (@(negedge clk)
      $past(rst) |-> (register file == '{default: 0})
44
45) else $error("All registers should be reset to 0 during reset");
46
47 assert property (@(negedge clk)
      $past(rg wrt en && !rst) |-> (register file[rg wrt dest] == $past(rg wrt data))
49) else $error("Data written should match rg wrt data during write operation");
50
51 genvar j;
52 generate
53
      for (j = 0; j < NUM REGS; j = j + 1) begin : gen assert
54
          assert property (@(negedge clk)
55
              $past(rg wrt en && !rst) |->
56
              (register file[j] == $past(register file[j]) || (j == rg wrt dest))
57
          ) else $error("Data written should not change other entries");
58
      end
59 endgenerate
60
61 assert property (@(negedge clk) disable iff (rst)
      (rg rd data1 == register file[rg rd addr1])
63) else $error("Read data1 should match the data in register file at rg rd addr1");
64
65 assert property (@(negedge clk) disable iff (rst)
      (rg rd data2 == register file[rg rd addr2])
66
67) else $error("Read data2 should match the data in register file at rg rd addr2");
68 endmodule
```



MUX

```
assert property (
    (s == 1'b0) |-> (y == d0)
) else $error("When s is 0, y should be equal to d0");

assert property (
    (s == 1'b1) |-> (y == d|1)
) else $error("When s is 1, y should be equal to d1");
endmodule
```

| √ | Assert | mux2assert_1 | Hp (1) | Infinite |
|----------|-----------------|----------------------------|--------|----------|
| V | Cover (related) | mux2assert_1:precondition1 | PRE | 1 |
| V | Assert | mux2assert_2 | Hp (1) | Infinite |
| 1 | Cover (related) | mux2assert_2:precondition1 | PRE | 1 |

Safety property:

Each function of the ALU works correctly (and, or, add, xor, shift left, shift right, subtract, invert, equal, not equal, less than, greater/equal than, unsigned less than, unsigned greater/equal than, jal, default).

```
assert property ( (Operation == 4'b0000) |-> (ALUResult == (SrcA & SrcB)) //AND
)else $error("ALU AND operation failed: ALUResult does not match SrcA & SrcB");
assert property ( (Operation == 4'b0001) |-> (ALUResult == (SrcA | SrcB)) //OR
) else $error("ALU OR operation failed: ALUResult does not match SrcA | SrcB");
assert property ( (Operation == 4'b0010) |-> (ALUResult == ($signed(SrcA) + $signed(SrcB))) //ADD
) else $error("ALU ADD operation failed: ALUResult does not match SrcA + SrcB");
assert property ( (Operation == 4'b0011) |-> (ALUResult == (SrcA ^ SrcB)) //XOR
) else $error("ALU XOR operation failed: ALUResult does not match SrcA ^ SrcB");
assert property ( (Operation == 4'b0100) |-> (ALUResult == (SrcA << SrcB[4:0])) //Left Shift
) else $error("ALU Left Shift operation failed: ALUResult does not match SrcA << SrcB[4:0]");
assert property ( (Operation == 4'b0101) |-> (ALUResult == (SrcA >> SrcB[4:0])) //Right Shift
) else $error("ALU Right Shift operation failed: ALUResult does not match SrcA >> SrcB[4:0]");
assert property ( (Operation == 4'b0110) |-> (ALUResult == ($signed(SrcA) - $signed(SrcB))) //Subtract
) else $error("ALU Subtract operation failed: ALUResult does not match SrcA - SrcB");
assert property ( (Operation == 4'b0111) |-> (ALUResult == ~SrcA) //Invert A
) else $error("ALU Inversion operation failed: ALUResult does not match ~SrcA");
```

```
assert property ( (Operation == 4'b1000) |-> (ALUResult == ((SrcA == SrcB) ? 1 : 0)) //Equal
) else $error("ALU Equal operation failed: ALUResult does not match (SrcA == SrcB) ? 1 : 0");
assert property ( (Operation == 4'b1001) |-> (ALUResult == ((SrcA !== SrcB) ? 1 : 0)) //Not Equal
) else $error("ALU Not Equal operation failed: ALUResult does not match (SrcA !== SrcB) ? 1 : 0");
assert property ( (Operation == 4'b1100) |-> (ALUResult == (($signed(SrcA) < $signed(SrcB)) ? 1 : 0)) //Less Than
) else $error("ALU Less Than operation failed: ALUResult does not match ($signed(SrcA) < $signed(SrcB)) ? 1 : 0");
assert property ( (Operation == 4'b1101) |-> (ALUResult == (($signed(SrcA) >= $signed(SrcB)) ? 1 : 0)) //Greater Than/Equal To
) else $error("ALU Greater/Equal Than operation failed: ALUResult does not match ($signed(SrcA) >= $signed(SrcB)) ? 1 : 0");
assert property ( (Operation == 4'bl110) |-> (ALUResult == ((SrcA < SrcB) ? 1 : 0)) //Unsigned Less Than
) else $error("ALU Unsigned Less Than operation failed: ALUResult does not match (SrcA < SrcB) ? 1 : 0");
assert property ( (Operation == 4'bl111) |-> (ALUResult == ((SrcA >= SrcB) ? 1 : 0)) //Unsigned Greater Than/Equal To
) else $error("ALU Unsigned Greater/Equal Than operation failed: ALUResult does not match (SrcA >= SrcB) ? 1 : 0");
assert property ( (Operation == 4'b1010) |-> (ALUResult == 1) //jal
) else $error("ALU jal operation failed: ALUResult does not match 1"):
assert property ( (Operation == 4'b1011) |-> (ALUResult == 0) //default
) else $error("ALU default operation failed: ALUResult does not match 0");
```

| √ | Assert | aluassert_1 | | N (1) | Infinite | 0 | | |
|----------|-----------------------|-------------------|---------------|-----------------|--------------------------------|-------------|----------|---|
| ✓ | Cover (related) | aluassert_1:pred | ondi | tion1 | | N | 1 | 1 |
| 1 | Assert | alu. assert_2 | | | | Hp (1) | Infinite | 0 |
| 1 | Cover (related) | aluassert_2:pred | ondi | tion1 | | N | 1 | 1 |
| 1 | Assert | alu. assert 3 | The second of | | | | | |
| 1 | Cover (related) | aluassert_3:pre | ✓ | Cover (related) | red) aluassert_9:precondition1 | | | |
| / | Assert | alu. assert 4 | ~ | Assert | aluassert_10 | | | |
| / | Cover (related) | | ✓ | Cover (related) | aluassert_10:precondition1 | | | |
| / | Assert | alu. assert 5 | ~ | Assert | aluasser | t_11 | | |
| 1 | and the second second | alu. assert 5:pre | ✓ | Cover (related) | d) aluassert_11:precondition1 | | | |
| / | Assert | | ✓ | Assert | aluasser | t_12 | | |
| / | Cover (related) | | / | Cover (related) | aluasser | t_12:precor | ndition1 | |
| / | Assert | alu. assert 7 | 1 | Assert | aluasser | t_13 | | |
| 1 | Cover (related) | | ✓ | Cover (related) | aluasser | t_13:precor | ndition1 | |
| 1 | Assert | alu. assert 8 | ✓ | Assert | aluasser | t_14 | | |
| | Moseir | aluasselt_0 | √ | Cover (related) | aluasser | t_14:precor | ndition1 | |
| | | _ | - | | - | | | |

Assert

Assert

alu._assert_15

alu._assert_16 Cover (related) alu._assert_16:precondition1

Cover (related) alu._assert_15:precondition1

Infinite

Infinite

Infinite

Infinite

Infinite

Infinite

Infinite

Infinite

1

1

1

1

Hp (1) Нр

Hp (1) Нр

Hp (1)

Нр Hp (1)

Нр

Hp (1) Нр

Hp (1) PRE

Hp (1)

Hp (1)

Ηр

Нр

Features

Features

ALUSrc: Controls the source of the second ALU operand.

0: From the second register file output.

1: From the immediate field of the instruction.

MemtoReg: Controls the source of data to be written back to the register.

0: From the ALU result.

1: From the data memory.

RegWrite: Controls whether to write to the register file.

0: Do not write to the register file.

1: Write to the register file.

MemRead: Controls whether to read from the data memory.

0: Do not read from the data memory.

1: Read from the data memory.

MemWrite: Controls whether to write to the data memory.

0: Do not write to the data memory.

1: Write to the data memory.

ALUOp: Controls the type of ALU operation.

00: LW/SW/AUIPC.

01: Branch.

10: Rtype/Itype.

11: JAL/LUI.

Branch: Controls whether to take a branch.

0: Do not take a branch.

1: Take a branch.

JalrSel: Controls whether to perform a JALR operation.

0: Do not perform a JALR operation.

1: Perform a JALR operation.

RWSel: Controls the source of data to be written back to the register.

00: Register write back.

01: PC+4 write back (JAL/JALR).

10: Immediate generation write back (LUI).

11: PC+immediate generation write back (AUIPC).

```
assert property (
    (Opcode == LW) |-> (ALUSrc == 1 && MemtoReg == 1 && RegWrite == 1 && MemRead == 1 && MemWrite == 0 && ALUOp == 2'b00 && Branch == 0 && JalrSel == 0 && RWSel == 2'b00)
) else Serror("LW instruction failed");
assert property (
    (Opcode == SW) |-> (ALUSrc == 1 && MemtoReg == 0 && RegWrite == 0 && MemRead == 0 && ALUOp == 2'b00 && Branch == 0 && JalrSel == 0 && RWSel == 2'b00)
) else $error("SW instruction failed");
assert property (
    (Opcode == R TYPE) |-> (ALUSrc == 0 && MemtoReg == 0 && RegWrite == 1 && MemRead == 0 && ALUOp == 2'b10 && Branch == 0 && JalrSel == 0 && RWSel == 2'b00)
) else Serror("R TYPE instruction failed"):
assert property (
    (Opcode == BR) | -> (ALUSrc == 0 && MemtoReg == 0 && RegWrite == 0 && MemRead == 0 && ALUOp == 2'b01 && Branch == 1 && JalrSel == 0 && RWSel == 2'b00)
) else Serror("BR instruction failed");
assert property (
    (Opcode == JAL) |-> (ALUSrc == 0 && MemtoReg == 0 && RegWrite == 1 && MemRead == 0 && ALUOp == 2'b11 && Branch == 1 && JalrSel == 0 && RWSel == 2'b01)
) else Serror("JAL instruction failed");
assert property (
    (Opcode == JALR) |-> (ALUSrc == 1 && MemtoReg == 0 && RegWrite == 1 && MemRead == 0 && ALUOp == 2'b00 && Branch == 0 && JalrSel == 1 && RWSel == 2'b01)
) else Serror("JALR instruction failed"):
assert property (
    (Opcode == LUI) |-> (ALUSrc == 0 && MemtoReg == 0 && RegWrite == 1 && MemRead == 0 && ALUOp == 2'bl1 && Branch == 0 && JalrSel == 0 && RWSel == 2'bl0)
) else serror("LUI instruction failed"):
assert property (
    (Opcode == AUIPC) |-> (ALUSrc == 0 && MemtoReq == 0 && RegWrite == 1 && MemRead == 0 && MemWrite == 0 && ALUOp == 2'b00 && Branch == 0 && Jalrsel == 0 && RWSel == 2'b11)
) else Serror("AUIPC instruction failed");
// Assertion to check that Opcode does not match any of the above cases
assert property (
    !(Opcode == LW || Opcode == SW || Opcode == R TYPE || Opcode == BR || Opcode == JAL || Opcode == JALR || Opcode == LUI || Opcode == AUIPC)
) else Serror("Invalid Opcode detected"):
```


| T | Type ₹ | Name \(\tag{\pi} \) | Engine ∇ | Bound | Traces | Time | Task |
|----------|-----------------|----------------------------------|-----------------|----------|--------|------|-----------------------------|
| 4 | Assert | Controllerassert_1 | N (1) | Infinite | 0 | <0.1 | <embedde< td=""></embedde<> |
| ✓ | Cover (related) | Controllerassert_1:precondition1 | Нр | 1 | 1 | 0.2 | <embedde< td=""></embedde<> |
| 4 | Assert | Controllerassert_2 | Hp (1) | Infinite | 0 | <0.1 | <embedde< td=""></embedde<> |
| ✓ | Cover (related) | Controllerassert_2:precondition1 | Нр | 1 | 1 | 0.2 | <embedde< td=""></embedde<> |
| 4 | Assert | Controllerassert_3 | Hp (1) | Infinite | 0 | <0.1 | <embedde< td=""></embedde<> |
| ✓ | Cover (related) | Controllerassert_3:precondition1 | Нр | 1 | 1 | 0.3 | <embedde< td=""></embedde<> |
| ✓ | Assert | Controllerassert_4 | Hp (1) | Infinite | 0 | <0.1 | <embedde< td=""></embedde<> |
| * | Cover (related) | Controllerassert_4:precondition1 | Нр | 1 | 1 | 0.3 | <embedde< td=""></embedde<> |
| ~ | Assert | Controllerassert_5 | Hp (1) | Infinite | 0 | <0.1 | <embedde< td=""></embedde<> |
| V | Cover (related) | Controllerassert_5:precondition1 | Нр | 1 | 1 | 0.3 | <embedde< td=""></embedde<> |
| ✓ | Assert | Controllerassert_6 | Hp (1) | Infinite | 0 | <0.1 | <embedde< td=""></embedde<> |
| * | Cover (related) | Controllerassert_6:precondition1 | Нр | 1 | 1 | 0.4 | <embedde< td=""></embedde<> |
| * | Assert | Controllerassert_7 | Hp (1) | Infinite | 0 | <0.1 | <embedde< td=""></embedde<> |
| ✓ | Cover (related) | Controllerassert_7:precondition1 | Нр | 1 | 1 | 0.4 | <embedde< td=""></embedde<> |
| ✓ | Assert | Controllerassert_8 | Hp (1) | Infinite | 0 | <0.1 | <embedde< td=""></embedde<> |
| * | Cover (related) | Controllerassert_8:precondition1 | Нр | 1 | 1 | 0.4 | <embedde< td=""></embedde<> |
| X | Assert | Controller. assert 9 | Нр | 1 | 1 | 0.2 | <embedde< td=""></embedde<> |

Why?


Opcode is an input from uplink module. There are implicit limits on it.

Attempts To Run Hierarchy Design

[hy2891@cadpc07 design]\$ ls *v adder.sv Memoria32Data.sv RegFile.sv Datapath.sv ALUController.sv flopr.sv Memoria32.sv RegPack.sv alu.sv ForwardingUnit.sv RISC V.sv mux2.sv BranchUnit.sv HazardDetection.sv mux4.sv Controller.sv imm Gen.sv ramOnChip32.v datamemory.sv instructionmemory.sv ramOnChipData.v



Attempts To Run Hierarchy Design



```
altsyncram altsyncram component
            .address_a (wadd),
            .address b (radd).
            .clock0 (clk).
            .data_a (data),
            .wren_a (wren),
            .q_b (sub_wire0),
            .aclr0 (1'b0).
            .aclr1 (1'b0),
            .addressstall_a (1'b0),
            .addressstall_b (1'b0),
            .byteena a (1'b1),
            .byteena_b (1'b1),
            .clock1 (1'b1),
            .clocken0 (1'b1),
            .clocken1 (1'b1),
            .clocken2 (1'b1),
            .clocken3 (1'b1),
            .data_b ({ramWide{1'b1}}),
            .eccstatus (),
            .rden a (1'b1),
            .rden b (1'b1),
            .wren b (1'b0));
   altsyncram component.address aclr b = "NONE",
   altsyncram component.address reg b = "CLOCKO",
   altsyncram component.clock enable input a = "BYPASS",
   altsyncram component.clock enable input b = "BYPASS"
```

Primitive-level IP core
Altera Synchronous RAM

When using Modelsim, simulation library paths will include Quartus library, which includes the HDL file for altsyncram. Use "-bbox_m altsyncram"

Attempts To Verify Hierarchy Design

Feature

```
MemRead == 1
                                                                              Store Operations:
LB (Load Byte):
                                                                              SB (Store Byte):
        Funct3 = 3'b000
                                                                                      Funct3 = 3'b000
        Loads a byte from memory and sign-extends it to 32 bits.
                                                                                      Stores a byte to memory.
        rd <= {Dataout[7] ? 24'hFFFFFF : 24'b0, Dataout[7:0]};
                                                                                      Wr \le (a[1:0]==2'b00) ? 4'b0001 : ((a[1:0]==2'b01) ? 4'b0010 :
                                                                                       ((a[1:0]==2'b10)? 4'b0100: 4'b1000)):
LH (Load Halfword):
        Funct3 = 3'b001
                                                                                      Datain \leq (a[1:0]==2'b00) ? {{24{1'b0}}, wd[7:0]} :
        Loads a halfword from memory and sign-extends it to 32 bits.
                                                                                       ((a[1:0]==2'b01) ? {\{16\{1'b0\}\}, \{wd[7:0], \{8\{1'b0\}\}\}\}}:
        rd <= {Dataout[15] ? 16'hFFFF : 16'b0, Dataout[15:0]};
                                                                                       ((a[1:0]==2'b10)? {\{8\{1'b0\}\}, \{wd[7:0], \{16\{1'b0\}\}\}\} : \{wd[7:0], \{16\{1'b0\}\}\}\})
LW (Load Word):
                                                                                      {24{1'b0}}}));
        Funct3 = 3'b010
                                                                              SH (Store Halfword):
        Loads a word from memory.
                                                                                      Funct3 = 3'b001
        rd <= Dataout:
                                                                                       Stores a halfword to memory.
LBU (Load Byte Unsigned):
                                                                                      Vr \le (a[1:0] == 2'b00 || a[1:0] == 2'b01) ? 4'b0011 : 4'b1100;
        Funct3 = 3'b100
                                                                                      Datain \leq (a[1:0]==2'b00) || (a[1:0]==2'b01) ? {{16{1'b0}},
        Loads a byte from memory and zero-extends it to 32 bits.
                                                                                      wd[15:0]}: {wd[15:0], {16{1'b0}}};
        rd <= {24'b0. Dataout[7:0]}:
                                                                              SW (Store Word):
LHU (Load Halfword Unsigned):
                                                                                      Funct3 = 3'b010
        Funct3 = 3'b101
                                                                                      Stores a word to memory.
        Loads a halfword from memory and zero-extends it to 32 bits.
                                                                                      Wr <= 4'b1111:
        rd <= {16'b0, Dataout[15:0]}
                                                                                      Datain <= wd:
```

Attempts To Verify Hierarchy Design

```
always ff @(*) begin
    // Assertion for MemRead functionality
     if (MemRead) begin
          case (Funct3)
               3'b000: assert (rd == {Dataout[7] ? 24'hFFFFFF : 24'b0, Dataout[7:0]}) else $fatal("LB read failed");
              3'b001: assert (rd == {Dataout[15] ? 16'bffff : 16'b0. Dataout[15:0]}) else $fatal("LH read failed"):
              3'b010: assert (rd == Dataout) else $fatal("LW read failed");
               3'b100: assert (rd == {24'b0, Dataout[7:0]}) else $fatal("LBU read failed");
               3'b101: assert (rd == {16'b0, Dataout[15:0]}) else $fatal("LHU read failed");
               default: assert (rd == Dataout) else $fatal("Default read failed");
          endcase
      end
     // Assertion for MemWrite functionality
     if (MemWrite) begin
          case (Funct3)
               3'b000: begin //SB
                     assert (Wr == ((a[1:0]==2'b00) ? 4'b0001 : ((a[1:0]==2'b01) ? 4'b0010 : ((a[1:0]==2'b10) ? 4'b0100 : 4'b1000)))) else $fatal("SB write failed");
                     assert \ (Datain == ((a[1:0]==2'b00) \ ? \ \{\{24\{1'b0\}\}, \ wd[7:0]\} \ : \ ((a[1:0]==2'b01) \ ? \ \{\{8\{1'b0\}\}\}\} \ : \ ((a[1:0]==2'b10) \ ? \ \{\{8\{1'b0\}\}\}, \ \{wd[7:0], \ \{16\{1'b0\}\}\}\} \ : \ \{16\{1'b0\}\}\} \ : \ \{16\{1'b0\}\} \ : \ \{16\{1'b0\}\}\} \ : \ \{16\{1'b0\}\} \ : \ \{16\{1'b0\}\}\} \ : \ \{16\{1'b0\}\} \ : \ \{16\{1'b0\}
                end
                3'b001: begin //SH
                     assert (Wr == ((a[1:0] == 2'b00 || a[1:0] == 2'b01) ? 4'b0011 : 4'b1100)) else $fatal("SH write failed");
                     assert (Datain == ((a[1:0]==2'b00) || (a[1:0]==2'b01) ? {{16{1'b0}}}, wd[15:0]} : {wd[15:0], {16{1'b0}}})) else $fatal("SH data write failed");
                default: begin //SW
                    assert (Wr == 4'b1111) else $fatal("SW write failed");
                     assert (Datain == wd) else $fatal("SW data write failed");
                end
          endcase
      end
end
```

Attempts To Verify Hierarchy Design

| T | Type ♥ | Name $\ \ $ | Engine T | Bound | Trace |
|----------|-----------------|------------------------------------|----------|----------|-------|
| V | Assert | datamemoryassert_1 | N (1) | Infinite | 0 |
| V | Cover (related) | datamemoryassert_1:precondition1 | N | 1 | 1 |
| 4 | Assert | datamemoryassert_2 | N (1) | Infinite | 0 |
| * | Cover (related) | datamemoryassert_2:precondition1 | N | 1 | 1 |
| V | Assert | datamemoryassert_3 | N (1) | Infinite | 0 |
| V | Cover (related) | datamemoryassert_3:precondition1 | N | 1 | 1 |
| ✓ | Assert | datamemoryassert_4 | N (1) | Infinite | 0 |
| * | Cover (related) | datamemoryassert_4:precondition1 | N | 1 | 1 |
| V | Assert | datamemoryassert_5 | Hp (1) | Infinite | 0 |
| V | Cover (related) | datamemoryassert_5:precondition1 | Нр | 1 | 1 |
| V | Assert | datamemoryassert_6 | Hp (1) | Infinite | 0 |
| * | Cover (related) | datamemoryassert_6:precondition1 | Нр | 1 | 1 |
| × | Assert | datamemoryassert_7 | Нр | 1 | 1 |
| V | Cover (related) | datamemoryassert_7:precondition1 | Нр | 1 | 1 |
| × | Assert | datamemoryassert_8 | Нр | 1 | 1 |
| * | Cover (related) | datamemoryassert_8:precondition1 | Нр | 1 | 1 |
| × | Assert | datamemoryassert_9 | Нр | 1 | 1 |
| V | Cover (related) | datamemory. assert 9:precondition1 | Нр | 1 | 1 |

| Expression | _assert_7 | | |
|------------|------------------|----------------|-------------------------|
| Status | X CEX | Bound | 1 |
| Time | 0.1 | Engine | Нр |
| Filename | datamemory.sv | | |
| 108 | assert (Wr == ((| a[1:0]==2'b00) | ? 4'b0001 : ((a[1:0]==2 |
| | | | |

| Q+Insert text to find | | Preeze 1 | 2 | 3 |
|-----------------------|---|----------|-------------------|---|
| л | <embedded>::datamemoryassert_7</embedded> | | | |
| ⊕ ⊕ | Funct3 | 3.9066 | X3 'b111 | |
| • | MemWrite | | \ | |
| л 🖽 | Wr | 4 '5000 | | |
| ⊕ ⊕ | a[1:0] | 2 601 | X 2 ° b 10 | |
| - | clk | | | |


```
always ff @(*) begin
 raddress = \{\{22\{1'b0\}\}, a\};
  waddress = \{\{22\{1'b0\}\}, \{a[8:2], \{2\{1'b0\}\}\}\}\};
 Datain = wd:
  Wr = 4'b0000;
  if (MemRead) begin
    case (Funct3)
      3'b000: //LB
      rd <= {Dataout[7] ? 24'hFFFFFF : 24'b0, Dataout[7:0]};</pre>
      3'b001: //LH
      rd <= {Dataout[15] ? 16'hFFFF : 16'b0, Dataout[15:0]};</pre>
      3'b010: //LW
      rd <= Dataout;</pre>
      3'b100: //LBU
      rd <= {24'b0, Dataout[7:0]};
      3'b101: //LHU
      rd <= {16'b0, Dataout[15:0]};
      default: rd <= Dataout;</pre>
    endcase
  end else if (MemWrite) begin
    case (Funct3)
      3'b000: begin //SB
        Wr k = (a[1:0] = 2'b00) ? 4'b0001 : ((a[1:0] = 2'b01) ? 4'b0010 : ((a[1:0] = 2'b10) ? 4'b0100 : 4'b1000)
        Datain \langle (a[1:0]==2'b00) \rangle  {{24{1'b0}}, wd[7:0]} : ((a[1:0]==2'b01) \rangle {{16{1'b0}}}, {wd[7:0]}, {8{1'b0}}
      3'b001: begin //SH
       Wr \leftarrow (a[1:0] == 2'b00 | | a[1:0] == 2'b01) ? 4'b0011 : 4'b1100;
        Datain \langle (a[1:0]==2'b00) | (a[1:0]==2'b01) ? \{ \{16\{1'b0\}\}, wd[15:0]\} : \{wd[15:0], \{16\{1'b0\}\}\}; \}
      end
      default: begin //SW
       Wr <= 4'b1111;
        Datain <= wd;
    endcase
```

Exist non-blocking and blocking assignment in one always block.

Cannot pass the FV.

Conclusion

- Verified the basic block in Risc_V block.
- 2. Found the design error.



Formal Verification is far stricter than simulation.

Thank You & Questions