

## Labs - 06 - Display\_driver

#### **Experiments on your own**

- 1. On your smartphone, set slow motion video recording and observe the seven-segment display behavior:)
- 2. Extend the duration of one symbol on the 7-segment display ie. generic g\_MAX in driver 7seg 4digit.vhd file and experimentally determine the maximum value at which switching by the human eye is not yet observable.
- 3. Design the structure of driver\_7seg\_8digits module, which controls all eight 7-segment displays.


#### Lab assignment

- 1. Preparation tasks (done before the lab at home). Submit:
  - Timing diagram figure for displaying value 3.142.
- 2. Display driver. Submit:
  - Listing of VHDL code of the process p\_mux with syntax highlighting.
  - Listing of VHDL testbench file tb\_driver\_7seg\_4digits with syntax highlighting and asserts,
  - Screenshot with simulated time waveforms; always display all inputs and outputs,

- Listing of VHDL architecture of the top layer.
- 3. Eight-digit driver. Submit:
  - o Image of the driver schematic. The image can be drawn on a computer or by hand.

#### 1. Preparation tasks

#### 1.1. Timing diagram figure for displaying value 3.142



```
{
 signal:
    ['Digit position',
      {name: 'Common anode: AN(3)', wave: 'xx01..01..01'},
      {name: 'AN(2)', wave: 'xx1'},
      {name: 'AN(1)', wave: 'xx1'},
      {name: 'AN(0)', wave: 'xx1'},
   ],
    ['Seven-segment data',
      {name: '4-digit value to display', wave: 'xx3333555599', data: ['3','1','4','2','3','
      {name: 'Cathod A: CA', wave: 'xx01.0.1.0.1'},
      {name: 'CB', wave: 'xx0'},
      {name: 'CC', wave: 'xx0'},
      {name: 'CD', wave: 'xx0'},
      {name: 'CE', wave: 'xx1'},
      {name: 'CF', wave: 'xx1'},
      {name: 'CG', wave: 'xx0'},
    ],
   {name: 'Decimal point: DP', wave: 'xx01..01..01'},
```

#### 2. Display driver

2.1. Listing of VHDL code of the process p\_mux with syntax highlighting

```
p mux : process(s cnt, data0 i, data1 i, data2 i, data3 i, dp i)
begin
    case s_cnt is
         when "11" =>
              s_hex <= data3_i;</pre>
              dp_o \leftarrow dp_i(3);
              dig o <= "0111";
         when "10" =>
              s_hex <= data2_i;</pre>
              dp o \leftarrow dp i(2);
              dig_o <= "1011";
         when "01" =>
              s_hex <= data1_i;</pre>
              dp_o \leftarrow dp_i(1);
              dig_o <= "1101";
         when others =>
              s hex <= data0 i;</pre>
              dp_o \leftarrow dp_i(0);
              dig_o <= "1110";
    end case;
end process p_mux;
```


2.2. Listing of VHDL testbench file tb\_driver\_7seg\_4digits with syntax highlighting and asserts


```
-- Template for 4-digit 7-segment display driver testbench.
-- Nexys A7-50T, Vivado v2020.1.1, EDA Playground
-- Copyright (c) 2020 Tomas Fryza
-- Dept. of Radio Electronics, Brno University of Technology, Czechia
-- This work is licensed under the terms of the MIT license.
```

```
library ieee;
use ieee.std logic 1164.all;
-- Entity declaration for testbench
entity tb_driver_7seg_4digits is
   -- Entity of testbench is always empty
end entity tb_driver_7seg_4digits;
______
-- Architecture body for testbench
______
architecture testbench of tb_driver_7seg_4digits is
   -- Local constants
   constant c_CLK_100MHZ_PERIOD : time := 10 ns;
   --Local signals
   signal s_clk_100MHz : std_logic;
   --- WRITE YOUR CODE HERE
   signal s_reset : std_logic;
   signal s data0 : std logic vector(4 - 1 downto 0);
   signal s data1 : std logic vector(4 - 1 downto 0);
   signal s_data2 : std_logic_vector(4 - 1 downto 0);
   signal s data3 : std logic vector(4 - 1 downto 0);
   signal s_dp_i : std_logic_vector(4 - 1 downto 0);
   signal s_dp_o : std_logic;
   signal s_seg : std_logic_vector(7 - 1 downto 0);
   signal s dig : std logic vector(4 - 1 downto 0);
begin
   -- Connecting testbench signals with driver 7seg 4digits entity
   -- (Unit Under Test)
   uut driver 7seg 4digits : entity work.driver 7seg 4digits
   port map (
       clk => s_clk_100Mhz,
       reset => s_reset,
       data0_i => s_data0,
       data1_i => s_data1,
       data2 i => s data2,
       data3_i => s_data3,
       dp_i \Rightarrow s_dp_i
       dp_o \Rightarrow s_dp_o,
       seg_o => s_seg,
       dig_o => s_dig
   );
   -- Clock generation process
```

```
p_clk_gen : process
  begin
     while now < 750 ns loop
                          -- 75 periods of 100MHz clock
        s_clk_100MHz <= '0';
        wait for c CLK 100MHZ PERIOD / 2;
        s_clk_100MHz <= '1';
        wait for c_CLK_100MHZ_PERIOD / 2;
     end loop;
     wait;
  end process p_clk_gen;
  ______
  -- Reset generation process
  _____
  p reset gen : process
  begin
     s_reset <= '0';</pre>
     wait for 28 ns;
     -- Reset activated
     s reset <= '1';
     wait for 53 ns;
     -- Reset deactivated
     s reset <= '0';
     wait for 660 ns;
  end process p_reset_gen;
  ______
  -- Data generation process
  _____
p stimulus : process
  begin
     report "Stimulus process started" severity note;
     -- 3.142
     s data3 <= "0011";
     s data2 <= "0001";
     s data1 <= "0100";
     s_data0 <= "0010";
     s_dp_i <= "0111";
     --wait for 350 ns;
     --s_data3 <= "0001";
     --s_data2 <= "0000";
     --s data1 <= "0001";
     --s_data0 <= "0000";
     report "Stimulus process finished" severity note;
     wait;
  end process p_stimulus;
```

# 2.3. Screenshot with simulated time waveforms; always display all inputs and outputs





#### 2.4. Listing of VHDL architecture of the top layer

```
=> BTNC,
               reset
               data0_i(3) \Rightarrow SW(3),
               data0_i(2) \Rightarrow SW(2),
               data0_i(1) \Rightarrow SW(1),
               data0_i(0) \Rightarrow SW(0),
               data1_i(3) \Rightarrow SW(7),
               data1_i(2) \Rightarrow SW(6),
               data1_i(1) \Rightarrow SW(5),
               data1_i(0) \Rightarrow SW(4),
               data2_i(3) \Rightarrow SW(11),
               data2_i(2) \Rightarrow SW(10),
               data2_i(1) \Rightarrow SW(9),
               data2_i(0) \Rightarrow SW(8),
               data3_i(3) => SW(15),
               data3_i(2) \Rightarrow SW(14),
               data3_i(1) \Rightarrow SW(13),
               data3_i(0) \Rightarrow SW(12),
               seg_o(6) \Rightarrow CA,
               seg_o(5) \Rightarrow CB,
               seg_o(4) \Rightarrow CC,
               seg_o(3) \Rightarrow CD,
               seg_o(2) \Rightarrow CE,
               seg_o(1) \Rightarrow CF,
               seg_o(0) => CG,
               dig_0 \Rightarrow AN(4 - 1 downto 0),
                            => "0111",
               dp_i
               dp_o
                             => DP
          );
end architecture Behavioral;
```

### 3. Eight-digit driver

#### 3.1. Image of the driver schematic

