

Labs - 07 - Latches and Flip-flops

Lab assignment

- 1. Preparation tasks (done before the lab at home). Submit:
 - Characteristic equations and completed tables for D, JK, T flip-flops.
- 2. D latch. Submit:
 - VHDL code listing of the process p_d_latch with syntax highlighting,
 - Listing of VHDL reset and stimulus processes from the testbench tb_d_latch.vhd file with syntax highlighting and asserts,
 - Screenshot with simulated time waveforms; always display all inputs and outputs. The full functionality of the entity must be verified.
- 3. Flip-flops. Submit:
 - VHDL code listing of the processes p_d_ff_arst , p_d_ff_rst , p_jk_ff_rst , p_t_ff_rst with syntax highlighting,
 - Listing of VHDL clock, reset and stimulus processes from the testbench files with syntax highlighting and asserts,
 - Screenshot with simulated time waveforms; always display all inputs and outputs. The full functionality of the entities must be verified.

4. Shift register. Submit:

Image of the shift register schematic. The image can be drawn on a computer or by hand.
 Name all inputs, outputs, components and internal signals.

1. Preparation tasks

1.1. Characteristic equations and completed tables for D, JK, T flip-flops

$$q_{n+1}^{D} = d$$

$$q_{n+1}^{JK} = j\bar{q}_n + \bar{k}q_n$$

$$q_{n+1}^{T} = t\bar{q}_n + \bar{t}q_n$$

clk	d	q(n)	q(n+1)	Comments
1	0	0	0	No change
1	0	1	0	Change
1	1	1	1	No change
↑	1	0	1	Change

clk	j	k	q(n)	q(n+1)	Comments
1	0	0	0	0	No change
1	0	0	1	1	No change
1	0	1	0	0	Reset
1	0	1	1	0	Reset
1	1	0	0	1	Set
1	1	0	1	1	Set
1	1	1	0	1	Toggle
1	1	1	1	0	Toggle

clk	t	q(n)	q(n+1)	Comments
1	0	0	0	No change

clk	t	q(n)	q(n+1)	Comments
1	0	1	1	No change
1	1	0	1	Invert
↑	1	1	0	Invert

2. D latch

2.1. VHDL code listing of the process p_d_latch with syntax highlighting

2.2. Listing of VHDL reset and stimulus processes from the testbench tb_d_latch.vhd file with syntax highlighting and asserts

```
p_stimulus : process
begin
report "Stimulus process started" severity note;
s_d <= '0';
s_en <= '0';
assert(s_q = '0')
report "Error" severity error;
--d sekv
wait for 10 ns;
s d <= '1';
wait for 10 ns;
s_d <= '0';
wait for 10 ns;
s_d <= '1';
wait for 10 ns;
s_d <= '0';
wait for 10 ns;
s_d <= '1';
wait for 10 ns;
s_d <= '0';
```

```
--/d sekv
assert(s_q = '0' and s_q_bar = '1')
report "Error" severity error;
s en <= '1';
--d sekv
wait for 10 ns;
s d <= '1';
wait for 10 ns;
s d <= '0';
wait for 10 ns;
s d <= '1';
wait for 10 ns;
s_d <= '0';
wait for 10 ns;
s_d <= '1';
wait for 10 ns;
s_en <= '0'; -- en to 0
wait for 200 ns;
s_d <= '0';
--/d sekv
--d sekv
wait for 10 ns;
s_d <= '1';
wait for 10 ns;
s_d <= '0';
wait for 10 ns;
s_d <= '1';
wait for 10 ns;
s_d <= '0';
wait for 10 ns;
s_d <= '1';
wait for 10 ns;
s d <= '0';
--/d sekv
--d sekv
wait for 10 ns;
s_d <= '1';
wait for 10 ns;
s_d <= '0';
wait for 10 ns;
s_d <= '1';
wait for 10 ns;
s_d <= '0';
wait for 10 ns;
s d <= '1';
wait for 10 ns;
s_d <= '0';
--/d sekv
report "Stimulus process finished" severity note;
wait;
end process p_stimulus;
```

2.3. Screenshot with simulated time waveforms; always display all inputs and outputs. The full functionality of the entity must be verified



3. Flip-flops

3.1. VHDL code listing of the processes <code>p_d_ff_arst</code> , <code>p_d_ff_rst</code> , <code>p_jk_ff_rst</code> , <code>p_t_ff_rst</code> with syntax highlighting

```
Process p_d_ff_arst
```

```
p_d_ff_arst : process (clk, arst)
begin
    if (arst = '1') then
        q <= '0';
        q_bar <= '1';

    elsif rising_edge(clk) then
        q <= d;
        q_bar <= not d;
    end if;
end process p_d_ff_arst;</pre>
```

Process p d ff rst

```
p_jk_ff_rst : process (clk)
      begin
        if rising_edge(clk) then
            if (rst = '1') then
                 s_q <= '0';
            else
                 if (j = '0') and k = '0') then
                     s_q \le s_q;
                 elsif (j = '0') and k = '1') then
                     s_q <= '0';
                 elsif (j = '1') and k = '0') then
                     s_q <= '1';
                 elsif (j = '1') and k = '1') then
                     s_q \leftarrow not s_q;
                 end if;
               end if;
          end if;
      end process p_jk_ff_rst;
    q <= s_q;
    q_bar <= not s_q;</pre>
Process p t ff rst
      p_t_ff_rst : process (clk)
      begin
          if rising edge(clk) then
              if (rst = '1') then
                   s q <= '0';
                   s_q_bar <= '1';
               else
                   if (t = '0') then
                       s_q <= s_q;
                       s_q_bar <= s_q_bar;</pre>
                   else
                       s_q <= not s_q;</pre>
                       s_q_bar <= not s_q_bar;</pre>
                   end if;
               end if;
          end if;
      end process p_t_ff_rst;
           <= s_q;
      q_bar <= s_q_bar;</pre>
```

3.2. Listing of VHDL clock, reset and stimulus processes from the testbench files with syntax highlighting and asserts

```
p_stimulus : process
      begin
          report "Stimulus process started" severity note;
          s d <= '0';
          --d sekv
          wait for 14 ns;
          s_d <= '1';
          wait for 10 ns;
          s d <= '0';
          wait for 6 ns;
           assert()
           report "";
  - -
          wait for 4 ns;
          s_d <= '1';
          wait for 10 ns;
          s d <= '0';
          wait for 10 ns;
          s_d <= '1';
          wait for 10 ns;
          s_d <= '0';
          --/d sekv
          --d sekv
          wait for 10 ns;
          s_d <= '1';
          wait for 10 ns;
          s_d <= '0';
          wait for 10 ns;
          s_d <= '1';
          wait for 10 ns;
          s_d <= '0';
          wait for 10 ns;
          s_d <= '1';
          wait for 10 ns;
          s d <= '0';
          --/d sekv
      report "Stimulus process finished" severity note;
      wait;
      end process p_stimulus;
Stimulus process from the testbench tb_d_ff_rst
      p_stimulus : process
      begin
          report "Stimulus process started" severity note;
          s_d <= '1';
```

--d sekv

```
wait for 10 ns;
          s_d <= '0';
          wait for 10 ns;
          s d <= '1';
          wait for 10 ns;
          s d <= '0';
          wait for 10 ns;
          assert(s q = '0' and s q bar = '1')
          report "Error - Failed" severity error;
          wait for 20 ns;
          s d <= '1';
          wait for 25 ns;
          assert(s_q = '1' and s_q_bar = '0')
          report "Error - Failed" severity error;
          --/d sekv
          --d sekv
          wait for 10 ns;
          s d <= '0';
          wait for 10 ns;
          s_d <= '1';
          wait for 10 ns;
          s d <= '0';
          wait for 10 ns;
          s d <= '1';
          wait for 10 ns;
          s_d <= '0';
          wait for 10 ns;
          s_d <= '1';
          --/d sekv
      report "Stimulus process finished" severity note;
      wait;
      end process p stimulus;
Stimulus process from the testbench tb_jk_ff_rst
      p_stimulus : process
      begin
          report "Stimulus process started" severity note;
          s_j <= '0';
          s_k <= '0';
          --d sekv
          wait for 37 ns;
          s_j <= '0';
          s_k <= '0';
          wait for 3 ns;
          s_j <= '1';
          s_k <= '0';
          wait for 7 ns;
          s_j <= '0';
```


```
s_k <= '1';
          wait for 14 ns;
          s_j <= '1';
          s k <= '0';
          wait for 7 ns;
          s j <= '1';
          s_k <= '1';
          --/d sekv
          --d sekv
          wait for 7 ns;
          s j <= '0';
          s k <= '0';
          wait for 7 ns;
          s_j <= '0';
          s_k <= '1';
          wait for 7 ns;
          s_j <= '1';
          s k <= '0';
          wait for 7 ns;
          s_j <= '1';
          s k <= '1';
          --/d sekv
          report "Stimulus process finished" severity note;
      end process p_stimulus;
Stimulus process from the testbench tb_t_ff_rst
  p_stimulus : process
      begin
          report "Stimulus process started" severity note;
          wait for 20 ns;
          s_t <= '1';
          wait for 10 ns;
          s_t <= '0';
          wait for 10 ns;
          s_t <= '1';
          wait for 10 ns;
          s_t <= '0';
          wait for 10 ns;
          s_t <= '1';
          wait for 10 ns;
          s t <= '0';
          assert(s_q='1' and s_q_bar = '0')
          report "Error" severity error;
          report "Stimulus process finished" severity note;
          wait;
      end process p_stimulus;
```

3.3. Screenshot with simulated time waveforms; always display all inputs and outputs. The full functionality of the entities must be verified


Waveform for d_ff_arst




Waveform for d ff rst



Waveform for jk ff rst



Waveform for t_ff_rst



4. Shift register

4.1. Image of the shift register schematic. The image can be drawn on a computer or by hand. Name all inputs, outputs, components and internal signals

