


- Figure with connection of RGB LEDs on Nexys A7 board and completed table with color settings.
- 2. Traffic light controller. Submit:
  - State diagram,
  - Listing of VHDL code of sequential process p\_traffic\_fsm with syntax highlighting,
  - Listing of VHDL code of combinatorial process p\_output\_fsm with syntax highlighting,
  - Screenshot(s) of the simulation, from which it is clear that controller works correctly.
- 3. Smart controller. Submit:
  - State table,
  - o State diagram,
  - Listing of VHDL code of sequential process p\_smart\_traffic\_fsm with syntax highlighting.

### 1. Preparation tasks

### 1.1. Completed state table

Input P	0	0	1	1	0	1	0	1	1	1	1	0	0
Clock	<b>↑</b>	1	1	1	1	1	1	<b>↑</b>	1	1	1	<b>↑</b>	1
State	А	Α	В	С	С	D	Α	В	С	D	В	В	В
Output R	0	0	0	0	0	1	0	0	0	1	0	0	0
<b>◆</b>								•					


1.2. Figure with connection of RGB LEDs on Nexys A7 board and completed table with color settings



RGB LED	Artix-7 pin names	Red	Yellow	Green
LD16	N15, M16, R12	1,0,0	1,1,0	0,1,0
LD17	N16, R11, G14	1,0,0	1,1,0	0,1,0

### 2. Traffic light controller

#### 2.1. State diagram



# 2.2. Listing of VHDL code of sequential process <code>p\_traffic\_fsm</code> with syntax highlighting

```
-- If the current state is STOP1, then wait 1 sec
-- and move to the next GO_WAIT state.
when STOP1 =>
    -- Count up to c_DELAY_1SEC
    if (s_cnt < c_DELAY_1SEC) then</pre>
         s_cnt <= s_cnt + 1;
    else
         -- Move to the next state
         s state <= WEST GO;
         -- Reset local counter value
         s_cnt <= c_ZERO;</pre>
    end if;
when WEST GO =>
    if (s_cnt < c_DELAY_4SEC) then</pre>
         s_cnt <= s_cnt + 1;
    else
         s_state <= WEST_WAIT;</pre>
         s_cnt <= c_ZERO;</pre>
    end if;
when WEST WAIT =>
    if (s_cnt < c_DELAY_2SEC) then</pre>
         s_cnt <= s_cnt + 1;
    else
         s_state <= STOP2;</pre>
         s_cnt <= c_ZERO;</pre>
    end if:
when STOP2 =>
    if (s_cnt < c_DELAY_1SEC) then</pre>
         s_cnt <= s_cnt + 1;
    else
         s_state <= SOUTH_GO;</pre>
         s_cnt <= c_ZERO;</pre>
    end if;
when SOUTH GO =>
    if (s_cnt < c_DELAY_4SEC) then</pre>
         s_cnt <= s_cnt + 1;</pre>
    else
         s_state <= SOUTH_WAIT;</pre>
         s_cnt <= c_ZERO;</pre>
    end if;
when SOUTH_WAIT =>
    if (s_cnt < c_DELAY_2SEC) then</pre>
         s_cnt <= s_cnt + 1;
    else
         s_state <= STOP1;</pre>
         s_cnt <= c_ZERO;</pre>
    end if;
-- It is a good programming practice to use the
-- OTHERS clause, even if all CASE choices have
-- been made.
when others =>
```

```
s_state <= STOP1;

end case;
end if; -- Synchronous reset
end if; -- Rising edge
end process p traffic fsm;</pre>
```

## 2.3. Listing of VHDL code of combinatorial process <code>p\_output\_fsm</code> with syntax highlighting

```
p output fsm : process(s state)
begin
    case s_state is
       when STOP1 =>
           south_o <= "100"; -- Red (RGB = 100)
           west o <= "100"; -- Red (RGB = 100)
       when WEST GO =>
           south_o <= "100"; -- Red (RGB = 100)
           west_o <= "010"; -- Green (RGB = 010)
       when WEST WAIT =>
           south_o <= "100"; -- Red (RGB = 100)
           west o <= "110"; -- Yellow (RGB = 110)
       when STOP2 =>
           south o <= "100"; -- Red (RGB = 100)
           west o <= "100"; -- Red (RGB = 100)
       when SOUTH GO =>
           south o <= "010"; -- Green (RGB = 010)
           west_o <= "100"; -- Red (RGB = 100)
       when SOUTH WAIT =>
           south_o <= "110"; -- Yellow (RGB = 110)
           west o <= "100"; -- Red (RGB = 100)
       when others =>
           south o <= "100"; -- Red
           west o <= "100"; -- Red
    end case;
end process p_output_fsm;
```

2.4. Screenshot(s) of the simulation, from which it is clear that controller works correctly




### 3. Smart controller

#### 3.1. State table

Current state	Direction South	Direction West	Delay	Input
STOP1	red	red	1 sec	Unchanged
WEST_GO	red	green	4 sec	0, X, X or 1, 1, 0 go to WEST_GO else go to WEST_WAIT
WEST_WAIT	red	yellow	2 sec	Unchanged
STOP2	red	red	1 sec	Unchanged
SOUTH_GO	green	red	4 sec	0, X, X or 1, 0, 1 go to SOUTH_GO else go to SOUTH_WAIT
SOUTH_WAIT	yellow	red	2 sec	Unchanged

### 3.2. State diagram



### 3.3. Listing of VHDL code of sequential process <code>p\_smart\_traffic\_fsm</code> with syntax highlighting

Zjednodušení kódu by se dalo provést odstrněním STOP1 a STOP2 a následnou úpravou kódu

```
case s_state is
    -- If the current state is STOP1, then wait 1 sec
    -- and move to the next GO_WAIT state.
    when STOP1 =>
         -- Count up to c_DELAY_1SEC
        if (s_cnt < c_DELAY_1SEC) then</pre>
             s_cnt <= s_cnt + 1;
        else
             -- Move to the next state
             s_state <= WEST_GO;</pre>
             -- Reset local counter value
             s cnt <= c ZERO;
        end if;
    when WEST GO =>
        if (s_cnt < c_DELAY_4SEC) then</pre>
             s_cnt <= s_cnt + 1;</pre>
        else
             if (sens_west = '1' and sens_south = '0') then
                  s_state <= WEST_GO;</pre>
             else
                  s_state <= WEST_WAIT;</pre>
             end if;
             s cnt <= c ZERO;
        end if;
    when WEST WAIT =>
        if (s_cnt < c_DELAY_2SEC) then</pre>
             s_cnt <= s_cnt + 1;
        else
             s_state <= STOP2;</pre>
             s_cnt <= c_ZERO;</pre>
        end if;
    when STOP2 =>
        if (s cnt < c DELAY 1SEC) then</pre>
             s_cnt <= s_cnt + 1;
        else
             s_state <= SOUTH_GO;</pre>
             s_cnt <= c_ZERO;</pre>
        end if;
    when SOUTH_GO =>
        if (s_cnt < c_DELAY_4SEC) then</pre>
             s_cnt <= s_cnt + 1;</pre>
        else
             if (sens_west = '0' and sens_south = '1') then
                  s_state <= SOUTH_GO;</pre>
             else
                  s_state <= SOUTH_WAIT;</pre>
             end if;
             s_cnt <= c_ZERO;</pre>
        end if;
    when SOUTH_WAIT =>
        if (s_cnt < c_DELAY_2SEC) then</pre>
```