

LAB REPORT - EXPERIMENT 3

COEN 316 – Computer Architecture – Winter 2025

Section WC - X

Lab performed on : March 5th 2025

Report submitted on : March 19th 2025

Lab performed and report written by : Simon Guindon – 40058301

TA Instructor:

Umair Hussain

Introduction and Objective

This experiment's objective is to introduce the experimenter to designing a next address unit. We will design the 32 bit version of it, as well as a sized down version so that the code would be physically testable on a Nexys A7 board.

Theory and Results

The usefulness of a next-address unit is its versatility to properly respond to a variety of opcodes. Depending on what is requested by the input, the system will properly respond to update the PC appropriately. For example, we can enter a 32 bits instruction to jump to a target address or to add/subtract an offset to the PC when branching.




Figure 1: jump and branch instruction formats.

Section 1.1 – Testing ModelSim’s output for next_address.vhd

For this section, we need to test the following combinations:

PC_sel = 00 & branch_type = 00 (adds + 1 to PC)

PC_sel = 00 & branch_type = 01 & rs == rt (adds offset + 1 to PC)

PC_sel = 00 & branch_type = 01 & rs != rt (adds + 1 to PC)

PC_sel = 00 & branch_type = 10 & rs == rt (adds + 1 to PC)



PC_sel = 00 & branch_type = 10 & rs != rt (adds offset + 1 to PC)

PC_sel = 00 & branch_type = 11 & rs < 0 (adds offset + 1 to PC)

PC_sel = 00 & branch_type = 11 & rs > 0 (adds + 1 to PC)

PC_sel = 01 (PC jumps to immediate value)

PC_sel = 10 (PC jumps to value stored in register rs)



We obtain the following:

PC_sel = 00 & branch_type = 00 (adds + 1 to PC)

Expected: 00000000000000001100000000000001 since pc is 00000000000000001100000000000000

Obtained: 000000000000000000011000000000000001

PC_sel = 00 & branch_type = 01 & rs == rt (adds offset + 1 to PC)

Expected: 000000000000000001100000000001000 since offset is 111 and we add 1

Obtained: 000000000000000001100000000001000

Similarly to above, we can see that the code works as intended, because the expected value matches what was obtained (thus reflects the results seen in the non-wrapper version). To avoid redundancy, the wrapper's results will not be explicitly listed below.

Section 2.1 – VHDL source code for next_address.vhd

```
1 library IEEE;
2 use IEEE.std_logic_1164.all;
3 use IEEE.std_logic_unsigned.all;
4 use IEEE.numeric_std.all;
5
6 entity next_address is
7     port(
8         rs : in std_logic_vector(1 downto 0);
9         rt : in std_logic_vector(1 downto 0);
10        pc : in std_logic_vector(2 downto 0);
11        target_address : in std_logic_vector(2 downto 0);
12        branch_type : in std_logic_vector(1 downto 0);
13        pc_sel : in std_logic_vector(1 downto 0);
14        next_pc : out std_logic_vector(2 downto 0)
15    );
16 end next_address;
17
18 architecture arch_next_address of next_address is
19
20     signal pc_plus_one : std_logic_vector(2 downto 0);
21     signal pc_plus_one_plus_branch_offset : std_logic_vector(2 downto 0);
22     signal rs_eq_rt : std_logic;
23     signal rs_ne_rt : std_logic;
24     signal rs_ltz : std_logic;
25     signal pc_beq : std_logic_vector(2 downto 0);
26     signal pc_bne : std_logic_vector(2 downto 0);
27     signal pc_blz : std_logic_vector(2 downto 0);
28     signal address_cond : std_logic_vector(2 downto 0);
29     signal target_address_fullbits : std_logic_vector(2 downto 0);
30     signal target_address_branch_offset : std_logic_vector(2 downto 0);
31
32 begin
33     pc_plus_one <= std_logic_vector(unsigned(pc) + 1);
34     target_address_branch_offset <= target_address(2 downto 0);
35     pc_plus_one_plus_branch_offset <= std_logic_vector(unsigned(pc) + 1 + unsigned(target_address_branch_offset));
36     target_address_fullbits <= target_address;
37
38     rs_eq_rt <= '1' when rs = rt else '0';
39     rs_ne_rt <= '1' when rs /= rt else '0';
40     rs_ltz <= '1' when rs(1) = '1' else '0';
```

First, I declare internal signals to help with the wiring. I assign pc_plus_one to pc plus adding 1, take the first 16 bits of target_address to obtain the offset, add the offset and 1 to the pc for pc plus one plus offset and add 6 zeroes to target address to obtain a 32 bits value.

```

V next_address.vhd X V next_address_wrapper.vhd
40 rs_ltz <= 1 when rs(1) = 1 else 0;
41
42 process(pc_plus_one, pc_plus_one_plus_branch_offset, rs_eq_rt)
43 begin
44     if rs_eq_rt = '1' then
45         pc_beq <= pc_plus_one_plus_branch_offset;
46     else
47         pc_beq <= pc_plus_one;
48     end if;
49 end process;
50 process(pc_plus_one, pc_plus_one_plus_branch_offset, rs_ne_rt)
51 begin
52     if rs_ne_rt = '1' then
53         pc_bne <= pc_plus_one_plus_branch_offset;
54     else
55         pc_bne <= pc_plus_one;
56     end if;
57 end process;
58 process(pc_plus_one, pc_plus_one_plus_branch_offset, rs_ltz)
59 begin
60     if rs_ltz = '1' then
61         pc_blz <= pc_plus_one_plus_branch_offset;
62     else
63         pc_blz <= pc_plus_one;
64     end if;
65 end process;
66 process(pc_plus_one, pc_beq, pc_bne, pc_blz, branch_type)
67 begin
68     case branch_type is
69         when "00" => address_cond <= pc_plus_one;
70         when "01" => address_cond <= pc_beq;
71         when "10" => address_cond <= pc_bne;
72         when others => address_cond <= pc_blz;
73     end case;
74 end process;
75 process(address_cond, target_address_fullbits, rs, pc_sel)
76 begin
77     case pc_sel is
78         when "00" => next_pc <= address_cond;
79         when "01" => next_pc <= target_address_fullbits;
80         when others => next_pc <= "0" & rs;
81     end case;
82 end process;
83 end arch_next_address;
84

```

Section 2.2 – VHDL source code for next_address_wrapper.vhd

```
V next_address.vhd  V next_address_wrapper.vhd X
1 library IEEE;
2 use IEEE.std_logic_1164.all;
3 use IEEE.std_logic_unsigned.all;
4 use IEEE.numeric_std.all;
5
6 entity next_address is
7     port(
8         rs : in std_logic_vector(1 downto 0);
9         rt : in std_logic_vector(1 downto 0);
10        pc : in std_logic_vector(2 downto 0);
11        target_address : in std_logic_vector(2 downto 0);
12        branch_type : in std_logic_vector(1 downto 0);
13        pc_sel : in std_logic_vector(1 downto 0);
14        next_pc : out std_logic_vector(2 downto 0)
15    );
16 end next_address;
17
18 architecture arch_next_address of next_address is
19
20     signal pc_plus_one : std_logic_vector(2 downto 0);
21     signal pc_plus_one_plus_branch_offset : std_logic_vector(2 downto 0);
22     signal rs_eq_rt : std_logic;
23     signal rs_ne_rt : std_logic;
24     signal rs_ltz : std_logic;
25     signal pc_beq : std_logic_vector(2 downto 0);
26     signal pc_bne : std_logic_vector(2 downto 0);
27     signal pc_blz : std_logic_vector(2 downto 0);
28     signal address_cond : std_logic_vector(2 downto 0);
29     signal target_address_fullbits : std_logic_vector(2 downto 0);
30     signal target_address_branch_offset : std_logic_vector(15 downto 0);
31
32 begin
33     pc_plus_one <= std_logic_vector(unsigned(pc) + 1);
34     target_address_branch_offset <= target_address(2 downto 0);
35     pc_plus_one_plus_branch_offset <= std_logic_vector(unsigned(pc) + 1 + unsigned(target_address_branch_offset));
36     target_address_fullbits <= target_address;
37
38     rs_eq_rt <= '1' when rs = rt else '0';
39     rs_ne_rt <= '1' when rs /= rt else '0';
40     rs_ltz <= '1' when rs(31) = '1' else '0';
41
42     process(pc_plus_one, pc_plus_one_plus_branch_offset, rs_eq_rt)
43     begin
44         if rs_eq_rt = '1' then
45             pc bea <= pc plus one plus branch offset;
```

```
40 rs_ltz <= 1 when rs(31) = 1 else 0;
41
42 process(pc_plus_one, pc_plus_one_plus_branch_offset, rs_eq_rt)
43 begin
44     if rs_eq_rt = '1' then
45         pc_beq <= pc_plus_one_plus_branch_offset;
46     else
47         pc_beq <= pc_plus_one;
48     end if;
49 end process;
50 process(pc_plus_one, pc_plus_one_plus_branch_offset, rs_ne_rt)
51 begin
52     if rs_ne_rt = '1' then
53         pc_bne <= pc_plus_one_plus_branch_offset;
54     else
55         pc_bne <= pc_plus_one;
56     end if;
57 end process;
58 process(pc_plus_one, pc_plus_one_plus_branch_offset, rs_ltz)
59 begin
60     if rs_ltz = '1' then
61         pc_blz <= pc_plus_one_plus_branch_offset;
62     else
63         pc_blz <= pc_plus_one;
64     end if;
65 end process;
66 process(pc_plus_one, pc_beq, pc_bne, pc_blz, branch_type)
67 begin
68     case branch_type is
69         when "00" => address_cond <= pc_plus_one;
70         when "01" => address_cond <= pc_beq;
71         when "10" => address_cond <= pc_bne;
72         when others => address_cond <= pc_blz;
73     end case;
74 end process;
75 process(address_cond, target_address_fullbits, rs, pc_sel)
76 begin
77     case pc_sel is
78         when "00" => next_pc <= address_cond;
79         when "01" => next_pc <= target_address_fullbits;
80         when others => next_pc <= rs;
81     end case;
82 end process;
83 end arch_next_address;
84
```


Section 3.1 – Do file for next_address.do

```
1 add wave rs
2 add wave rt
3 add wave pc
4 add wave target_address
5 add wave branch_type
6 add wave pc_sel
7
8 add wave pc_plus_one
9 add wave pc_plus_one_plus_branch_offset
10
11 add wave rs_eq_rt
12 add wave rs_ne_rt
13 add wave rs_ltz
14
15 add wave pc_beq
16 add wave pc_bne
17 add wave pc_blz
18
19 add wave address_cond
20 add wave target_address_fullbits
21 add wave target_address_branch_offset
22
23 add wave next_pc
24
25 force rs 00001000100010001000100010001000
26 force rt 00010001000100010001000100010001
27 force pc 00000000000000001100000000000000
28 force target_address 00000000000000000000000111
29 force branch_type 00
30 force pc_sel 00
31 run 5
32
33 force rs 00001000100010001000100010001000
34 force rt 00001000100010001000100010001000
35 force pc 00000000000000001100000000000000
36 force target_address 00000000000000000000000111
37 force branch_type 01
38 force pc_sel 00
39 run 5
40
41 force rs 00001000100010001000100010001000
42 force rt 00001000100010001000100010001001
43 force pc 00000000000000001100000000000000
44 force target_address 00000000000000000000000111
45 force branch_type 01
46 force pc_sel 00
47 run 5
48
49 force rs 00001000100010001000100010001000
50 force rt 00001000100010001000100010001000
51 force pc 00000000000000001100000000000000
52 force target_address 00000000000000000000000111
53 force branch_type 10
54 force pc_sel 00
55 run 5
```

```
48
49 force rs 000010001000100010001000100010001000
50 force rt 000010001000100010001000100010001000
51 force pc 0000000000000000011000000000000000
52 force target_address 000000000000000000000000000111
53 force branch_type 10
54 force pc_sel 00
55 run 5
56
57 force rs 000010001000100010001000100010001000
58 force rt 000010001000100010001000100010001001
59 force pc 0000000000000000011000000000000000
60 force target_address 000000000000000000000000000111
61 force branch_type 10
62 force pc_sel 00
63 run 5
64
65 force rs 100010001000100010001000100010001000
66 force rt 000010001000100010001000100010001001
67 force pc 0000000000000000011000000000000000
68 force target_address 000000000000000000000000000111
69 force branch_type 11
70 force pc_sel 00
71 run 5
72
73 force rs 000010001000100010001000100010001000
74 force rt 000010001000100010001000100010001001
75 force pc 0000000000000000011000000000000000
76 force target_address 000000000000000000000000000111
77 force branch_type 11
78 force pc_sel 00
79 run 5
80
81 force rs 00001000100010001111111110001000
82 force rt 00001000100010001000100011111111
83 force pc 0000000000000000011000000000000000
84 force target_address 000000000000000000000000011111
85 force branch_type 00
86 force pc_sel 01
87 run 5
88
89 force rs 00001000100010001111111110001000
90 force rt 00001000100010001000100011111111
91 force pc 0000000000000000011000000000000000
92 force target_address 000000000000000000000000011111
93 force branch_type 00
94 force pc_sel 10
95 run 5
```

Section 3.2 – Do file for next_address_wrapper.do

```
1 add wave rs
2 add wave rt
3 add wave pc
4 add wave target_address
5 add wave branch_type
6 add wave pc_sel
7 add wave pc_plus_one
8 add wave pc_plus_one_plus_branch_offset
9 add wave rs_eq_rt
10 add wave rs_ne_rt
11 add wave rs_ltz
12 add wave pc_beq
13 add wave pc_bne
14 add wave pc_blz
15 add wave address_cond
16 add wave target_address_fullbits
17 add wave target_address_branch_offset
18 add wave next_pc
19
20 force rs 00
21 force rt 01
22 force pc 000
23 force target_address 011
24 force branch_type 00
25 force pc_sel 00
26 run 5
27
28 force rs 00
29 force rt 00
30 force pc 000
31 force target_address 011
32 force branch_type 01
33 force pc_sel 00
34 run 5
35
36 force rs 00
37 force rt 01
38 force pc 000
39 force target_address 011
40 force branch_type 01
41 force pc_sel 00
42 run 5
43
44 force rs 00
45 force rt 01
46 force pc 000
47 force target_address 011
48 force branch_type 10
49 force pc_sel 00
50 run 5
51
```

```
51
52 force rs 00
53 force rt 01
54 force pc 000
55 force target_address 011
56 force branch_type 10
57 force pc_sel 00
58 run 5
59
60 force rs 00
61 force rt 01
62 force pc 000
63 force target_address 011
64 force branch_type 11
65 force pc_sel 00
66 run 5
67
68 force rs 10
69 force rt 01
70 force pc 000
71 force target_address 011
72 force branch_type 11
73 force pc_sel 00
74 run 5
75
76 force rs 10
77 force rt 01
78 force pc 000
79 force target_address 011
80 force branch_type 00
81 force pc_sel 01
82 run 5
83
84 force rs 10
85 force rt 01
86 force pc 000
87 force target_address 011
88 force branch_type 00
89 force pc_sel 10
90 run 5
```

Section 3.3 – XDC file for next_address_wrapper.vhd (next_address_wrapper.xdc)

```
1 set_property -dict { PACKAGE_PIN J15 IOSTANDARD LVCMOS33 } [ get_ports { rs[0] } ];
2 set_property -dict { PACKAGE_PIN L16 IOSTANDARD LVCMOS33 } [ get_ports { rs[1] } ];
3 set_property -dict { PACKAGE_PIN M13 IOSTANDARD LVCMOS33 } [ get_ports { rt[0] } ];
4 set_property -dict { PACKAGE_PIN R15 IOSTANDARD LVCMOS33 } [ get_ports { rt[1] } ];
5
6 set_property -dict { PACKAGE_PIN U18 IOSTANDARD LVCMOS33 } [ get_ports { pc[0] } ];
7 set_property -dict { PACKAGE_PIN T18 IOSTANDARD LVCMOS33 } [ get_ports { pc[1] } ];
8 set_property -dict { PACKAGE_PIN R17 IOSTANDARD LVCMOS33 } [ get_ports { pc[2] } ];
9
10 set_property -dict { PACKAGE_PIN R13 IOSTANDARD LVCMOS33 } [ get_ports { target_address[0] } ];
11 set_property -dict { PACKAGE_PIN T8 IOSTANDARD LVCMOS33 } [ get_ports { target_address[1] } ];
12 set_property -dict { PACKAGE_PIN U8 IOSTANDARD LVCMOS33 } [ get_ports { target_address[2] } ];
13
14 set_property -dict { PACKAGE_PIN R16 IOSTANDARD LVCMOS33 } [ get_ports { branch_type[0] } ];
15 set_property -dict { PACKAGE_PIN T13 IOSTANDARD LVCMOS33 } [ get_ports { branch_type[1] } ];
16 set_property -dict { PACKAGE_PIN H6 IOSTANDARD LVCMOS33 } [ get_ports { pc_sel[0] } ];
17 set_property -dict { PACKAGE_PIN H6 IOSTANDARD LVCMOS33 } [ get_ports { pc_sel[1] } ];
18
19 set_property -dict { PACKAGE_PIN H17 IOSTANDARD LVCMOS33 } [ get_ports { next_pc[0] } ];
20 set_property -dict { PACKAGE_PIN K15 IOSTANDARD LVCMOS33 } [ get_ports { next_pc[1] } ];
21 set_property -dict { PACKAGE_PIN J13 IOSTANDARD LVCMOS33 } [ get_ports { next_pc[2] } ];
22
```

Conclusion

In conclusion we had our first experience building two versions of a next address logic unit, one with a full 32 bits input and a wrapper that can be presented on a Nexys A7 board. The results we obtained were in agreement with the theoretical output for the next address logic unit. Future labs will incorporate this logic unit into more complex systems.

