top Project Status (05/02/2017 - 15:54:25)						
Project File:	PCPU.xise	Parser Errors:	No Errors			
Module Name:	top	Implementation State:	Programming File Generated			
Target Device:	xc6slx16-3csg324	• Errors:				
Product Version:	ISE 14.7	Warnings:				
Design Goal:	Balanced	Routing Results:	All Signals Completely Routed			
Design Strategy:	Xilinx Default (unlocked)	• Timing Constraints:	All Constraints Met			
Environment:	System Settings	Final Timing Score:	0 (Timing Report)			

Device Utilization	Summary			[-]
Slice Logic Utilization	Used	Available	Utilization	Note(s)
Number of Slice Registers	379	18,224	2%	
Number used as Flip Flops				
Number used as Latches	0			
Number used as Latch-thrus	0			
Number used as AND/OR logics	1			
Number of Slice LUTs	938	9,112	10%	
Number used as logic	937	9,112	10%	
Number using O6 output only	770			
Number using O5 output only	16			
Number using O5 and O6	151			
Number used as ROM	0			
Number used as Memory	0	2,176	0%	
Number used exclusively as route-thrus	1			
Number with same-slice register load	0			
Number with same-slice carry load	1			
Number with other load	0			
Number of occupied Slices	321	2,278	14%	
Number of MUXCYs used	168	4,556	3%	
Number of LUT Flip Flop pairs used	947			
Number with an unused Flip Flop		947	63%	
Number with an unused LUT		947	1%	
Number of fully used LUT-FF pairs	337	947	35%	
Number of unique control sets	13			
Number of slice register sites lost to control set restrictions		18,224	1%	
Number of bonded IOBs	23	232	9%	

Number of LOCed IOBs	23	23	100%	
Number of RAMB16BWERs	0	32	0%	
Number of RAMB8BWERs	2	64	3%	
Number of BUFIO2/BUFIO2_2CLKs	0	32	0%	
Number of BUFIO2FB/BUFIO2FB_2CLKs	0	32	0%	
Number of BUFG/BUFGMUXs	2	16	12%	
Number used as BUFGs	2			
Number used as BUFGMUX	0			
Number of DCM/DCM_CLKGENs	0	4	0%	
Number of ILOGIC2/ISERDES2s	0	248	0%	
Number of IODELAY2/IODRP2/IODRP2_MCBs	0	248	0%	
Number of OLOGIC2/OSERDES2s	0	248	0%	
Number of BSCANs	0	4	0%	
Number of BUFHs	0	128	0%	
Number of BUFPLLs	0	8	0%	
Number of BUFPLL_MCBs	0	4	0%	
Number of DSP48A1s	0	32	0%	
Number of ICAPs	0	1	0%	
Number of MCBs	0	2	0%	
Number of PCILOGICSEs	0	2	0%	
Number of PLL_ADVs	0	2	0%	
Number of PMVs	0	1	0%	
Number of STARTUPs	0	1	0%	
Number of SUSPEND_SYNCs		1	0%	
Average Fanout of Non-Clock Nets	5.29			