Cuestión 4. (30%)

```
library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;
entity E1 is
  port (
     A : in std_logic;
B : in std_logic;
     C: in std_logic;
D: in std_logic_vector(3 downto 0);
E: out std_logic_vector(3 downto 0)
  );
end E1;
architecture BEHAVIORAL of El is
begin
     focess (A,B,C) (1)
tocess (A,B,C,D) (1)
subtype V_T is integer range 0 to 15;
     variable V: V_T;
  begin
     if A = '0' then
V := 0;
     elsif B = '0' then
        V := to_integer(unsigned(D));
                                            n (2)
                                        then (2)
        V := (V + 1) \mod (V T'high + 1);
        d; (3)
       nd if; (3)
  end process;
end BEHAVIORAL;
```



