




ALTERA Cyclone V SoC Development & Education Board (DE1-SoC)

PAGE	CONTENT	PAGE	CONTENT
1	Cover Page	16	ADV7123 VGA
2	Block Diagram	17	ADV7180 Video Decoder
3	FPGA BANK 3, BANK 4	18	Audio CODEC
4	FPGA BANK 5, BANK 6	19	7-Segment Display, LED
5	FPGA BANK 7, BANK 8	20	FPGA BUTTON, Switch
6	FPGA Clocks, GND	21	ADC, PS2, IR Tx, IR Rx
7	FPGA Configuration	22	2-port USB Host
8	FPGA Decoupling	23	1 Gagabit Ethernet
9	FPGA Power	24	UART to USB, SD CARD
10	USB Blaster II	25	Accelerometer, LTC Connector
11	JTAG Chain	26	I2C Multiplexer, HPS BUTTON, HPS LED
12	GPIO 0	27	Power - 1.1V
13	GPIO 1	28	Power - 5V, 3.3V
14	SDRAM, HPS QSPI Flash	29	Power - 9V, 2.5V, 1.5V
15	HPS DDR3 SDRAM	30	Power - 1.2V, 1.8V, DDR3 VREF, DDR3 VTT




Copyright © 2013 by Terasic Technologies Inc. Taiwan. All rights reserved. No part of this schematic design may be reproduced, duplicated, or used without the prior written permission of Terasic.	
Title	
Size	Document Number
B	Block Diagram
Rev	E
Date:	Friday, December 19, 2014
Sheet	2 of 30






Copyright (c) 2013 by Terasic Technologies Inc. Taiwan.
All rights reserved.

Title		DE1-Soc Board		
Size B	Document Number FPGA BANK 5, BANK 6	Rev E		
Date:	Monday, October 20, 2014	Sheet	4	of 20







Copyright (c) 2013 by Terasic Technologies Inc. Taiwan.
All rights reserved.

Title		
Size B	Document Number FPGA Clocks & GND	Rev E

USB Blaster



Fix MSEL[4:0]=10010 in AS Fast Mode



Title	
Size	Document Number
B	FPGA Configuration
E	Date: Monday, October 20, 2014

Sheet 7 of 30




Rev E



Copyright © 2014 by Terasic Technologies Inc. Taiwan.

All rights reserved.

No part of this schematic design may be reproduced, duplicated, or used without the prior written permission of Terasic.


DE1-SoC Board






Terasic Copyright © 2013 by Terasic Technologies Inc. Taiwan.
All rights reserved.
No part of this schematic design may be reproduced, duplicated, or used without the prior written permission of Terasic.


Title	
DE1-SoC Board	
Size B	Document Number FPGA Power
Rev E	
Date: Monday, October 20, 2014	
Sheet 9 of 30	



Copyright © 2014 by Terasic Technologies Inc. Taiwan. All rights reserved. No part of this schematic design may be reproduced, duplicated, or used without the prior written permission of Terasic.	
Title: DE1-SoC Board	
Size: B	Document Number: USB Blaster II
Rev: E	Date: Monday, October 20, 2014




JTAG Chain





Copyright © 2013 by Terasic Technologies Inc. Taiwan.
All rights reserved.
No part of this schematic design may be reproduced, duplicated, or used without the prior written permission of Terasic.

Title	
Size	Document Number
B	DE1-SoC Board
	Rev E


Date: Monday, October 20, 2014 Sheet 11 of 30





GPIO 0
GPIO_0[35..0] 3.6



Terasic		Copyright © 2013 by Terasic Technologies Inc. Taiwan. All rights reserved. No part of this schematic design may be reproduced, duplicated, or used without the prior written permission of Terasic.
Title		
DE1-SoC Board		
Size B	Document Number GPIO 0	Rev E
Date: Monday, October 20, 2014	Sheet 1	of 30




GPIO 1
GPIO_1[35..0] 3.6




Terasic		Copyright © 2013 by Terasic Technologies Inc. Taiwan. All rights reserved. No part of this schematic design may be reproduced, duplicated, or used without the prior written permission of Terasic.
Title		
DE1-SoC Board	Size B	Document Number
		Rev E



Date: Monday, October 20, 2014


Sheet 13 of 30










Note:you can only swap the DQ signals within x8 group (e.g. 0-7,8-15,16-23,24-31) on the DDR3 chips Note:you can swap the signals on the OCT resistor array(include NC pin)






Terasic www.terasic.com.tw		Copyright © 2013 by Terasic Technologies Inc. Taiwan. All rights reserved. No part of this schematic design may be reproduced, duplicated, or used without the prior written permission of Terasic.	
Title		DE1-SoC Board	
Size	Document Number	Rev	
B	ADV7123 VGA	E	

Date: Monday, October 20, 2014 Sheet 16 of 30




Copyright © 2013 by Terasic Technologies Inc. Taiwan. All rights reserved. No part of this schematic design may be reproduced, duplicated, or used without the prior written permission of Terasic.	
Title	
DE1-SoC Board	
Size	Document Number
B	ADV7180 Video Decoder
Rev	
E	
Date:	Monday, October 20, 2014
Sheet	17
of	30




Title		DE1-SoC Board	
Size	Document Number		
B	Audio CODEC	Rev E	
		Date: Monday, October 20, 2014	Sheet 18 of 30

HEX0[6..0] 4.7
 HEX1[6..0] 4.7
 HEX2[6..0] 4.6
 HEX3[6..0] 4.7
 HEX4[6..0] 4
 HEX5[6..0] 4.6




LEDR[9..0] 3.4




Terasic		Copyright © 2013 by Terasic Technologies Inc. Taiwan. All rights reserved. No part of this schematic design may be reproduced, duplicated, or used without the prior written permission of Terasic.	
Title			
DE1-SoC Board			
Size	Document Number	Sheet	
B	7-Segment Display, LED	19	of 30
Date:	Monday, October 20, 2014	Rev	E




Copyright © 2013 by Terasic Technologies Inc. Taiwan. All rights reserved. No part of this schematic design may be reproduced, duplicated, or used without the prior written permission of Terasic.	
Terasic www.terasic.com.tw	
Title	DE1-SoC Board
Size	Document Number
B	FPGA BUTTON, Switch
	Rev
	E
Date:	Monday, October 20, 2014
Sheet	1
of	20
of	30






Terasic Copyright © 2013 by Terasic Technologies Inc. Taiwan. All rights reserved. No part of this schematic design may be reproduced, duplicated, or used without the prior written permission of Terasic.	
Title DE1-SoC Board	
Size B	Document Number 2-port USB Host
Date: Monday, October 20, 2014	Sheet 1 of 30
Rev E	



Title		DE1-SoC Board	
Size	Document Number		
B	1 Gagabit Ethernet		
Date:	Monday, October 20, 2014	Sheet	23 of 30



Copyright (c) 2013 by Terasic Technologies Inc. Taiwan.
All rights reserved.

No part of this schematic design may be reproduced, duplicated, or used without the prior written permission of Terasic.

DE1_SoC Board

DE1-Soc Board

e Document Number

UART to USB, SD CARD


Digitized by srujanika@gmail.com

Date: Wednesday, October 22, 2014 Sheet 24 of 30

1


HPS_I2C1_SDAT 5,26
 HPS_I2C1_SCLK 5,26
 HPS_GSENSOR_INT 5

Digital Accelerometer




Default : I₂C Address 0xA6/0xA7


HPS_I2C2_SCLK 5
 HPS_I2C2_SDAT 5
 HPS_SPIM_MOSI 5
 HPS_SPIM_CLK 5
 HPS_SPIM_SS 5
 HPS_SPIM_MISO 5
 HPS_LTC_GPIO 5




LTC 2x7 Connector



Copyright © 2013 by Terasic Technologies Inc. Taiwan. All rights reserved. No part of this schematic design may be reproduced, duplicated, or used without the prior written permission of Terasic.	
Title DE1-SoC Board	
Size B	Document Number Accelerometer, LTC Connector
Rev E	
Date: Monday, October 20, 2014	Sheet 25 of 30




HPS Cold Reset



HPS Warm Reset


LOW --> NC to/from COM = ON and NO to/from COM = OFF
HIGH --> NC to/from COM = OFF and NO to/from COM = ON



I2C Multiplexer




HPS User LED




HPS User Button

Terasic		
Copyright © 2014 by Terasic Technologies Inc. Taiwan. All rights reserved. No part of this schematic design may be reproduced, duplicated, or used without the prior written permission of Terasic.		
Title		
DE1-SoC Board		
Size	Document Number	Rev
B	I2C Multiplexer, HPS BUTTON, HPS LED	E
Date:	Monday, October 20, 2014	Sheet 26 of 30




Title	
DE1-SoC Board	
Size	Document Number
B	Power - 1.1V
Rev E	
Date: Monday, October 20, 2014	Sheet 27 of 30


3.3V / 5A
Ramp Time = 1 msec
Switching Frequency : 988KHz






5V / 5A
Ramp Time = 1 msec
Switching Frequency : 988KHz



Terasic		Copyright © 2013 by Terasic Technologies Inc. Taiwan. All rights reserved. No part of this schematic design may be reproduced, duplicated, or used without the prior written permission of Terasic.
Title		
DE1-SoC Board		
Size B	Document Number Power - 5V, 3.3V	Rev E
Date: Monday, October 20, 2014	Sheet 28	of 30





Copyright © 2013 by Terasic Technologies Inc. Taiwan.
All rights reserved.
No part of this schematic design may be reproduced, duplicated, or used without the prior written permission of Terasic.

Title		
Size	Document Number	Rev
B	Power - 1.2V, 1.8V, DDR3 VREF, DDR3 VTT	E
Date:	Monday, October 20, 2014	Sheet 1 of 30