

## **RSA Integration kit 2025**

Designed for use in TFE4141. This kit includes all necessary files for implementing and testing a RSA encryption circuit on the Pynq Z1 as provided by NTNU.

## **Getting started**

- If you have not yet installed vivado, it can be downloaded from: Xilinx.com/download. Install vivado design suit HLx edition (requires user).
- Install the pynq board files in vivado. Default location in widows is C:/Xilinx/Vivado/2024.1/. Download board files and extract to Vivado installation directory/data/boards/board files/.
  - This is also necessary to do on the lab computers. They use the default location.
- Start by downloading RSA integration kit and extracting the .zip file to a
  desired location. The path of the location may not include whitespace or
  special characters such as φæå. This location is henceforth referred to
  as PROJECT FOLDER.
- After the project structure is extracted, then open up vivado 2024.1.
- After starting vivado, click Tools -> Run TCL script. In the window that pops up, navigate to the directory you extracted the project folders to and select regenerate\_projects.tcl.
- This will open other windows which will close. Wait for the process to finish (Marked by Done appearing in the Tcl console). This should take approximately a minute.
- By now the projects rsa\_soc, rsa\_accelerator, exponentiation should have appeared in recent projects on the right side on the main window. If they have not, then they can be opened from
  - o rsa\_soc is located in PROJECT\_FOLDER/RSA\_soc/RSA\_soc/RSA\_soc.xpr.
  - rsa\_accelerator is located
     in PROJECT\_FOLDER/RSA\_accelerator/RSA\_accelerator.xpr.
  - exponentiation is located
     in PROJECT FOLDER/Exponentiation/Exponentiation.xpr.
- At this point everything is set up correctly and you may start working on the project.

#### Content

This folder structure contains 3 vivado projects. You may add more as you see fit, but it is not necessary. When this project says run script, it means Tools->Run tcl script.

Master\_constraints/ contains the constraints file for all the projects.

- PYNQ-Z1\_C.xdc is the constraint for the Pynq-z1 platform. By default it does nothing, but any constraints can be added to it.
- Bitfiles/ contains the bitfiles that are generated when the project is synthesized.
  - rsa\_soc.bit is the configuration for the programmable logic substrate for the soc.
  - rsa\_soc.hwh is the configuration that the jupyter notebook uses to access the rsa accelerator.
- Reports/ contains the report from the synthesized designs.
  - placed\_design\_timing\_summary.txt contains the timing report for the whole design as placed on the fpga.
  - placed\_design\_utilization.txt contains the utilization report for the whole design as placed on the fpga.
  - rsa\_accelerator\_utilization.txt contains the utilization report for the rsa accelerator lp.
- RSA\_soc/ contains all the necessary component for the project to be synthesized and the bitstream generated.
- RSA\_accelerator/ should contain the whole RSA core, include the infrastructure
  for the AXI streams. All sources from Exponentiation should be automatically
  included in this, but you may have to regenerate the project. The top level
  design rsa\_accelerator.vhd is configured to VHDL, whilst everything else is
  configured to VHDL 2008. This project will be compiled as an IP which is
  included in RSA soc.
- Exponentiation/ should contain the circuit for calculating the modular exponentiation.

#### **Editing projects**

For editing the projects after generation, you may add new files as you would normally, except you should make sure the files are placed in PROJECT\_FOLDER/Current\_project/source/ for components and PROJECT\_FOLDER/Current\_project/testbench/ for simulation sources such as testbenches, where Current\_project is the project you are editing. In the case that you forget this, cleanup.tcl can copy files from the default directory to source/ or testbench/. cleanup.tcl will also rename the files if a file of the same name already exists as to not overwrite any existing files. This means that you are responsible for managing collisions. When regenerating, the files in source/ and testbench/ are automatically added to the project. When you change the RSA\_acelerator, you may want to update the IP core. This can be done with generate\_IP.tcl or by clicking Package IP with the project open, then going through the steps.

After this is done, the ip core needs to be updated in rsa\_soc, this can be done manually by editing the project (faster, but more involved) or by running RSA\_soc/cleanup.tcl followed by PROJECT\_FOLDER/RSA\_soc/rsa\_soc.tcl. This will reset any synthesis runs. It will yield consistent results albeit at a slow pace. If you want to change the clock period of the driving clock, this has to be done by opening the rsa\_soc project, then opening rsa\_soc.bd in vivado and modifying the processing\_system7\_0(double clicking it) IP. On the window that opens up click Clock configuration of the left, then expand PL Fabric Clocks and change FCLK\_CLK0 to the desired frequency in MHz then press done. This change is stored, even after a project regeneration assuming you chose to save the changes.

### **Generating IP**

To generate the IP of rsa\_accelerator run the generate\_IP.tcl script. This is needed in order for the project to properly integrate into jupyter notebooks. Running generate\_ip.tcl will update the ip, if it is already generated.

### **Synthesizing**

To synthesize the project, run the synthesize.tcl script. this will generate <code>rsa\_soc.bit</code> and <code>rsa\_soc.hwh</code> which you should copy over to jupyter notebooks. <code>synthesize.tcl</code> will also run <code>generate\_IP.tcl</code> to ensure that the IP is up to date when synthesizing. In the case of <code>rsa\_soc</code>, the project will take a while to synthesize the first time, and as such doing a full regeneration is undesireable. <code>synthesize.tcl</code> will automatically update the <code>rsa\_accelerator</code> IP before synthesizing. This will also generate reports and copies them into the <code>Reports/</code> folder. If you are synthesizing the project manually, <code>extract\_reports.tcl</code> will copy out the same reports and bitfiles.

#### **Delivery**

Before delivery you should follow the following steps:

- Copy the project folder to a different place. (Do the subsequent steps on this copy)
- 2. Run cleanup.tcl. After this the project should only contain the necessary file for delivery.
- 3. Run regenerate\_projects.tcl. This is to make sure the project will work after being delivered.
- 4. Run synthesize.tcl. This generates the bitfiles and reports (should be included in the delivery).
- 5. Test the newly generated bitfiles in jupyter notebooks on the Pyng z1.
- 6. If everything worked so far, run cleanup.tcl again.
- 7. Zip the project folders and submit this zipped folder along with any other this you should submit.

### Adding new subprojects (OPTIONAL)

- 1. open vivado.
- 2. Run procedures.tcl.
- 3. Navigate to PROJECT\_FOLDER using the cd command, you can check the current directory with pwd.
- 4. Use the instantiate\_subproject command to instantiate a new subproject. usage: instantiate\_subproject desired\_name "parent\_1 parent\_2 ...". Where desired\_name is the name of the subproject and parent\_1 and parent\_2 is the projects that should include the code from this subproject. Subprojects are recursively added, such that if a requires b and b requires c, c will be included in a.

- 5. If you did not specify any parents, or you typed the names incorrectly, you can manually add dependencies by adding the name on a new line in include.txt in the subproject you want to add the dependency to.
- 6. Now you may now modify the new subproject.

#### The lazy way

If you know your design works, the you may use the lazy way. You may run The\_lazy\_way.tcl and it will regenerate all the projects, synthesize rsa\_soc, generate bitfiles, generate the reports and do the cleanup. Depending on your design, the time of this may take upwards of an hour. If your design is simple, it may only take a few minutes.

# **Testing on the Pynq Z1**

#### setting up the board

- 1. Download Files for the Pyng z1
- 2. Connect to the Pynq z1. If you have not done this before, It is described how to do it here.
- 3. The sd card is not already formatted with the host name DDSGROUP<NN> where <NN> is the board number. This must be setup, but can be done simply with a command.
- 4. Connect over USB serial, and once you have a terminal connection run "sudo pynq\_hostname.sh DSGROUP<NN>" where <NN> is the group number, password is xilinx. Then reboot the board.
- 5. From the downloaded .zip file, copy the following files to the your pynq board. Replace <nn> with your group number
  - Copy RSA Integration Kit.ipynb to ddsgroup<NN>/jupyter\_notebooks/.
  - Copy /rsa soc/ to ddsgroup<NN>/pynq/overlays/rsa soc/.
  - Copy /crypto/ to ddsgroup<NN>/pynq/crypto/.
- 6. Navigate to DDSGROUP<NN>:9090/ in your browser to access the web server of the pyng. The password (and username if applicable) is xilinx.

\*\*\*

If the above option is not working, set a static IP address for ethernet as mentioned in the PYNQ <u>Website</u>. This board is then at address http://192.168.2.99/

#### **Testing your design**

When you are going to test your design on your Pynq Z1, you first have to synthesize your design. Start by

copying PROJECT\_FOLDER/Bitfiles/rsa\_soc.bit and PROJECT\_FOLDER/Bitfiles/rsa\_soc.hw h to ddsgroup<NN>/pynq/overlays/rsa\_soc/. The notebook should now utilize your

design. Then you start RSA Integration Kit.ipynb in Jupyter notebook on the Pynq Z1. Remember to set the correct algorithm in the notebook.