HIGH-VOLTAGE MIXED-SIGNAL IC

UG1698y

160 x 128RGB C-STN LCD Controller-Driver w/ 16-bit per RGB On-Chip SRAM Optimized for VSTN (Video-CSTN)

MP Specifications Revision 1.21

August 7, 2008



TABLE OF CONTENT

INTRODUCTION	3
ORDERING INFORMATION	4
BLOCK DIAGRAM	5
PIN DESCRIPTION	6
RECOMMENDED COG LAYOUT	10
CONTROL REGISTERS	11
COMMAND TABLE	14
COMMAND DESCRIPTION	16
LCD VOLTAGE SETTING	31
V _{LCD} QUICK REFERENCE	33
LCD DISPLAY CONTROLS	35
ITO LAYOUT AND LC SELECTION	37
HOST INTERFACE	39
DISPLAY DATA RAM	46
RESET & POWER MANAGEMENT	49
MULTI-TIME PROGRAM NV MEMORY	51
MTP OPERATION FOR LCM MAKERS	52
ESD CONSIDERATION	57
ABSOLUTE MAXIMUM RATINGS	58
SPECIFICATIONS	59
AC CHARACTERISTICS	60
PHYSICAL DIMENSIONS	67
ALIGNMENT MARK INFORMATION	68
PAD COORDINATES	69
TRAY INFORMATION	75
REVISION HISTORY	76

UC1698u

Single-Chip, 160COM x128RGB Matrix Passive Color LCD Controller-Driver with VSTN Support

INTRODUCTION

UC1698u is an advanced high-voltage mixedsignal CMOS IC, specially designed for the display needs of low power hand-held devices.

In addition to low power COM and SEG drivers, UC1698u contains all necessary circuits for high-V LCD power supply, bias voltage generation, temperature compensation, timing generation, and graphics data memory.

UC1698u employs UltraChip's unique DCC (Direct Capacitor Coupling) driver architecture and LRM (Line Rate Modulation) gray-shade modulation scheme to achieve well balanced shading, vivid colors, and natural-looking images while supporting very fast Liquid Crystal material for video applications.

With UC1698u, LCD makers can now achieve TFT-like image quality, support video applications while maintaining the same STN advantages in power consumption, unit cost, ease of customization and production flexibility.

MAIN APPLICATIONS

 Cellular Phones and other battery operated hand held devices or portable Instruments

FEATURE HIGHLIGHTS

 Single chip controller-driver for 160x128 matrix C-STN LCD with comprehensive support for input format and color depth:

12-bit RGB: 4K-color 16-bit RGB: 64K-color

- Support video rate CSTN applications.
- Window-write, window-skip functions to support flexible video applications such as OSD, dynamic service provider screen saver for cell phone and others.
- ID pin (ID1)-switched input data sets (D[7:0] or D[0, 2, 4, 6, 8, 10, 12, 14]) for 8-bit mode.
- One ID pin (ID0) plus two programmable ID flags, totally 4 software-readable ID bits to support configurable vender identification.

- Partial scroll function and programmable data update window to support flexible manipulation of screen data.
- Support both row-ordered and columnordered display buffer RAM access.
- Support industry standard 4-wire, 3/4-wire, and 3-wire serial buses (S8, S8uc, S9) and 16-bit/8-bit parallel buses (8080 or 6800).
- Special driver structure and gray shade modulation scheme. Low power consumption under all display patterns.
- No power consumption or image quality penalty when used with video rate CSTN.
- Fully programmable Mux Rate, partial display window, Bias Ratio and Line Rate allow many flexible power management options.
- Four software programmable temperature compensation coefficients.
- Software programmable, self-configuring 10x charge pump.
- Flexible data addressing/mapping schemes to support wide ranges of software models and LCD layout placements.
- Pad layouts support COG applications.

 V_{DD} (digital) range: 1.8 V ~ 3.3V V_{DD} (analog) range: 2.8 V ~ 3.3V LCD V_{OP} range: 6.15V ~ 18V

- Available MTP trimming supports precise LCD contrast matching.
- Available in gold bump dies:
- COM/SEG bump information

 $\begin{array}{lll} \text{Bump pitch:} & 31 & \mu\text{M} \\ \text{Bump gap:} & 13.5 & \mu\text{M} \\ \text{Bump surface:} & 2013 & \mu\text{M}^2 \end{array}$



ORDERING INFORMATION

GOLD BUMPED DIE

Part Number	MTP	Description
UC1698uGAC	Yes	Gold bumped die, with MTP function.

General Notes

APPLICATION INFORMATION

For improved readability, the specification contains many application data points. When application information is given, it is advisory and does not form part of the specification for the device.

BARE DIE DISCLAIMER

All die are tested and are guaranteed to comply with all data sheet limits up to the point of wafer sawing. There is no post waffle saw/pack testing performed on individual die. Although the latest processes are utilized for wafer sawing and die pick-&-place into waffle pack carriers, UltraChip has no control of third party procedures in the handling, packing or assembly of the die. Accordingly, it is the responsibility of the customer to test and qualify their applications in which the die is to be used. UltraChip assumes no liability for device functionality or performance of the die or systems after handling, packing or assembly of the die.

MTP LIGHT & ESD SENSITIVITY

The MTP memory cell is sensitive to photon excitation and ESD. Under extended exposure to strong ambient light, or when TST4 pin is exposed to ESD strikes, the MTP cells can lose its content before the specified memory retention time span. The system designer is advised to provide proper light & ESD shields to realize full MTP content retention performance.

LIFE SUPPORT APPLICATIONS

These devices are not designed for use in life support appliances, or systems where malfunction of these products can reasonably be expected to result in personal injuries. Customer using or selling these products for use in such applications do so at their own risk.


CONTENT DISCLAIMER

UltraChip believes the information contained in this document to be accurate and reliable. However, it is subject to change without notice. The information and data provided herein is for reference only. No responsibility is assumed by UltraChip for the use of information contained in this datasheet. Always contact UltraChip for commit to mass production for the latest product information and operation parameters.

CONTACT INFORMATION

UltraChip Inc. (Headquarter) 2F, No. 70, Chowtze Street, Nei Hu District, Taipei 114, Taiwan, R. O. C. Tel: +886 (2) 8797-8947 Fax: +886 (2) 8797-8910 Sales e-mail: sales@ultrachip.com Web site: http://www.ultrachip.com

BLOCK DIAGRAM



PIN DESCRIPTION

Name	Туре	# of Pads	Description							
			MAIN POWER SUPPLY							
$V_{DD} \ V_{DD2}$	PWR	9 9	$V_{\rm DD}$ is the digital power supply and it should be connected to a voltage source that is no higher than $V_{\rm DD2}/V_{\rm DD3}.$ $V_{\rm DD2}/V_{\rm DD3}$ is the analog power supply and it should be connected to the same power source.							
V_{DD3}		2	Please maintain the following relationship: $V_{DD}+1.3V \ge V_{DD2/3} \ge V_{DD}$							
			Minimize the trace resistance for V_{DD} and $V_{\text{DD2}}/V_{\text{DD3}}$.							
$V_{SS} \ V_{SS2}$	GND	12 12	Ground. Connect V_{SS} and V_{SS2} to the shared GND pin. Minimize the trace resistance for this node.							
	LCD Power Supply & Voltage Control									
		4, 4 4, 4 3, 3	LCD SEG driving voltages. These are the voltage sources to provide SEG driving currents. These voltages are generated internally.							
$\begin{array}{c} V_{B1+} \;,\; V_{B1-} \\ V_{B0+} \;,\; V_{B0-} \end{array}$	PWR		Connect capacitors of C_{BX} value between V_{BX+} and V_{BX-} , and a capacitor of C_S value between V_{S+} and V_{S-} .							
V _{S+} , V _{S-}			The resistance of these traces directly affects the driving strength of SEG electrodes and impacts the image of the LCD module. Minimize the trace resistance is critical in achieving high quality image.							
V _{LCD-IN} V _{LCD-OUT}	PWR	2 2	High voltage LCD Power Supply. When internal V_{LCD} is used, connect these pins together. When external V_{LCD} source is used, connect external V_{LCD} source to V_{LCDIN} pins and leave V_{LCDOUT} open.							
			Capacitor C_L should be connected between V_{LCD} and V_{SS} . In COG applications, keep the ITO trace resistance around 20 Ω .							

Note

Recommended capacitor values:

 $C_{Bx}\!\!: 2.2\mu F/5V$ or 300x LCD load capacitance, whichever is higher. $C_S\!:\!150\sim220nF/25V$

C_L:330nF/25V is appropriate for most applications.

Name	Туре	# of Pads			Description								
		_	Но	ST INTERFACE									
				The interface bus (3) by the following	mode is determined by BM[1:0] and grelationship:								
			BM[1:0]	{DB15, DB13}	Mode								
		1 1					11	Data	6800/16-bit				
									10	Data	8080/16-bit		
					01	0x	6800/8-bit						
BM0 BM1	- 1			00	0x	8080/8-bit							
DIVIT		'	00	10	4-wire SPI w/ 8-bit token (S8: conventional)								
			00	11	3/4-wire SPI w/ 8-bit token (S8uc: Ultra-Compact)								
			01	10	3-wire SPI w/ 9-bit taken (S9: conventional)								
CS0 CS1	I	1 1		Chip Select. Chip is selected when CS1="H" and CS0 = "L". When the chip is not selected, D[15:0] will be high impedance.									
RST	I	1	states. Sinc reset comm An RC Filte	e UC1698u has bu ands, RST pin is r r has been include	pisters are re-initialized by their default uilt-in Power-ON reset and software not required for proper chip operation. ed on-chip. There is no need for external not used, connect the pin to V _{DD} .								
CD	I	1		oin is not used. Co	y data for read/write operation. In S9 nnect to V _{SS} when not used. ": Display data								
			ID0 pin can	be used for produ	ction control.								
ID0	ı	1	Connect ID	D pin to V _{DD} for "H'	or V _{SS} for "L".								
			Selects Inpu	ut Data set for 8-bi	t mode.								
ID1		1		oit input data are D oit input data are D	D[0,2,4,6,8,10,12,14] D[0:7]								
		1			available in PID[1:0] with command Get de, connect ID1 to V_{DD} for "H", or V_{SS} for								
WR0		1	WR[1:0] cor section Hos	ntrol the read/write t Interface for mor	operation of the host interface. See e detail.								
WR1	I	1 1	interface is	In parallel mode, the meaning of WR[1:0] depends on whether the interface is in the 6800 mode or the 8080 mode. In serial interface modes, these two pins are not used, connect them to V _{SS} .									



Name	Туре	# of Pads			Descr	iption																			
			D	ATA BUS																					
			Bi-directional	bus for par	allel host ir	iterfaces.																			
			In serial modes, connect DB[0] to SCK, DB[8] to SDA.																						
				BM=1x (16-bit)	BM=0x (8-bit) ID1=0	BM=0x (8-bit) ID1=1	BM=00 (S8/S8uc)	BM=01 (S9)																	
			DB0	D0	D0/D8	D0/D8	SCK	SCK																	
			DB1	D1	_	D1/D9	_	_																	
		40			DB2	D2	D1/D9	D2/D10	_	_															
			DB3	D3	_	D3/D11	_	_																	
						DB4	D4	D2/D10	D4/D12	_	_														
D0 D45	1/0		DB5	D5	_	D5/D13	_	_																	
D0~D15	I/O	16	DB6	D6	D3/D11	D6/D14	_	_																	
			DB7	D7	_	D7/D15	_	_																	
			DB8	D8	D4/D12	_	SDA	SDA																	
						,						,								DB9	D9	_	_	_	_
			DB10	D10	D5/D13	_	_	_																	
			DB11	D11	_	_	_	_																	
			DB12	D12	D6/D14	_	_	_																	
			DB13	D13	_	_	0:S8/1:S8uc	0																	
			DB14	D14	D7/D15	_	_	_																	
			DB15	D15	0	0	1	1																	
			Always conne	ct unused p	pins to eith	er V _{SS} or V	DD.																		


Name	Туре	# of Pads	Description							
		_	HIGH VOLTAGE LCD DRIVER OUTPUT							
SEG1 ~ SEG384	HV	384	SEG (column) driver outputs. Support up to 128xRGB pixels. Leave unused SEG drivers open-circuit.							
			COM (row) driver outputs. Support up to 160 rows.							
COM1 ~ COM160	HV	160	When designing LCM, always start from COM1. If the LCM has N pixel rows and N is less than 160, set CEN to be N -1, and leave COM drivers [N+1 \sim 160] open-circuit.							
	Misc. Pins									
V _{DDX}	0	5	Auxiliary V_{DD} . These pins are connected to the main V_{DD} bus within the IC. These pads are provided to facilitate chip configurations in COG application.							
			These pins should \underline{NOT} be used to provide V_{DD} power to the chip. It is not necessary to connect V_{DDX} to main V_{DD} externally.							
			Test control. This pin has on-chip pull-up resistor. Leave it open during normal operation.							
TST4	I/HV	I/HV 2	TST4 is also used as one of the high voltage power supply for MTP programming operation. For COG designs, please wire out TST4 with trace resistance between 30~50 Ω .							
TST1 TST2	0	1 1	Test I/O pins. Leave these pins open during normal use.							

Note:

Several control registers will specify "0 based index" for COM and SEG electrodes. In those situations, $COM\underline{X}$ or $SEG\underline{X}$ will correspond to index \underline{X} -1, and the value ranges for those index registers will be 0~159 for COM and 0~383 for SEG.



RECOMMENDED COG LAYOUT



Note for V_{DD} and V_{SS} with COG:

The operation condition $V_{DD} \! \ge \! 1.8V$ must be satisfied under all operating conditions. With its video capability, UC1698u peak current (I_{DD}) can be up to ~15mA range during high speed data write to UC1698u's on-chip SRAM. Such high pulsing current mandates very careful design of V_{DD} , V_{SS} ITO trances in COG glass modules. When V_{DD} and V_{SS} trace resistance is not low enough, the pulsing I_{DD} current can cause the actual on-chip V_{DD} to drop below 1.65V and cause the IC to malfunction.

CONTROL REGISTERS

UC1698u contains registers which control the chip operation. The following table is a summary of these control registers, a brief description and the default values. These registers can be modified by commands, which will be described in the next two sections, starting with a summary table, followed by a detailed instruction-by-instruction description.

Name: The Symbolic reference of the register.

Note that, some symbol name refers to bits (flags) within another register.

Default: Numbers shown in Bold font are default values after Power-Up-Reset and System-Reset.

Name	Bits	Default	Description										
SL	8	0H	Scroll Line. Scroll the displayed image up by SL rows. The valid SL value is between 0 (for no scrolling) and (159 – 2x(FLT+FLB)). Setting SL outside of this range causes undefined effect on the displayed image.										
FLT FLB	4 4	0H 0H	Fixed Lines. The first FLTx2 lines and the last FLBx2 lines (relative to CEN) of each frame are fixed and are not affected by scrolling (SL).										
			When FLT and/or FLB are non-zero, the screen is effectively separated into three regions: one scrollable, surrounded by two non-scrollable regions.										
			When partial display mode is activated, the display of these 2xFLT and 2xFLB lines is also controlled by LC[0]. When LC[0]=1, the display will have three sections: 2xFLT on one side non-scrollable, 2xFLB on the other side also non-scrollable, and scrollable DST~DEN in the middle.										
CA	7	0H	Display Data RAM Column Address (counted in RGB triplet) (Used in Host to Display Data RAM access)										
RA	8	0H	Display Data RAM Row Address (Used in Host to Display Data RAM access)										
BR	2	3H	Bias Ratio. The ratio between V _{LCD} and V _{BIAS} . 00b: 5 10b: 11 11b: 12										
TC	2	0H	Temperature Compensation (per °C) 00b: -0.00% 01b: -0.05% 10b: -0.15% 11b: -0.25%										
PM	8	40H	Electronic Potentiometer to fine tune V _{BIAS} and V _{LCD}										
PMO	7	00H	PM offset.										
			PMO[6]=1b: The effective PM value, PMV = PM - PMO[5:0] PMO[6]=0b: The effective PM value, PMV = PM + PMO[5:0]										
PC	2	2H	Power Control.										
			PC[0]: 0b: LCD \leq 13nF1b: 13nF < LCD \leq 22nFPC[1]:0b: External V_{LCD} 1b: Internal V_{LCD} (10x charge pump)										
AC	4	1H	Address Control.										
			AC[0]: WA: Automatic column/row Wraparound (Default 1 : ON) AC[1]: Auto-Increment order Ob : Column (CA) first 1b : Row (RA) first AC[2]: RID: RA (row address) Auto Increment Direction (L : +1 H : -1) AC[3] : Window Program Mode Ob : Inside Mode: Write to SRAM within the window defined by (WPC0,WPP0) and (WPC1,WPP1) 1b : Outside Mode: Write to SRAM but skip the window defined by (WPC0,WPP0) and (WPC1,WPP1)										



Name	Bits	Default	Description
DC	5	18H	Display Control: DC[0]: PXV: Pixels Inverse. Bit-wise data inversion. (Default 0: OFF) DC[1]: APO: All Pixels ON (Default 0: OFF) DC[2]: Display ON/OFF (Default 0: OFF) DC[3]: Gray-shade Modulation mode. 0: On/Off mode 1: 32-shade Mode DC[4]: Green Enhance Mode. Only valid in 4K-color mode. 0: Enable. Allows an extra display bit for green color. 1: Disable
LC	9	090H	LCD Control: LC[0]: Enable the top FLTx2 and bottom FLBx2 lines in partial display mode (Default 0: OFF). LC[1]: MX, Mirror X. SEG/Column sequence inversion (Default: 0: OFF) LC[2]: MY, Mirror Y. COM/Row sequence inversion (Default: 0: OFF) LC[4:3]: Line Rate (Klps: Kilo-Line-per-second) 00b: 25.2. Klps 01b: 30.5 Klps 10b: 37.0 Klps 11b: 44.8 Klps Line Rate (for On/Off mode) 00b: 8.5 Klps 01b: 10.4 Klps 10b: 12.6 Klps 11b: 15.2 Klps (Line-Rate = Frame-Rate x Mux-Rate) LC[5]: RGB filter order (as mapped to SEG1, SEG2, SEG3) 0: BGR-BGR 1: RGB-RGB LC[7:6]: Color and input mode when DC[4]=1: 01b: 4K color mode. 4R-4G-4B (12-bit/RGB) 10b: 64K color mode. 5R-6G-5B (16-bit/RGB) 10b: 64K color mode. 10b: Disable Mux-Rate = CEN+1 (DST, DEN not used) 1b: Enabled Mux-Rate = DEN-DST+1+LC[0] x (FLT+FLB) x 2
NIV	5	1DH	N-Line Inversion: NIV[2:0]: 000b: 11 lines
CSF	3	ОН	COM Scan Function CSF[0]: Interlace Scan Function Ob: LRM sequence: AEBCD-AEBCD 1b: LRM sequence: AEBCD-EBCDA CSF[1]: FRC function O: Disable FRC 1: Enable FRC CSF[2]: Shade-1 / Shade-30 option O: Dither directly on input data (SRAM Change) 1: PWM (Pulse-width modulation) on SEG output stage

Name	Bits	Default	Description
CEN DST DEN	8 8 8	9FH 00H 9FH	COM scanning end (last COM with full line cycle, 0 based index) Display start (first COM with active scan pulse, 0 based index) Display end (last COM with active scan pulse, 0 based index)
			Please maintain the following relationship: CEN = the actual number of pixel rows on the LCD - 1 CEN ≥ DEN ≥ DST+ 9
WPC0	7	00H	Window program starting column address. Value range: 0 ~127.
WPP0	8	00H	Window program starting row address. Value range: 0~159.
WPC1	7	7FH	Window program ending column address. Value range: 0~127.
WPP1	8	9FH	Window program ending row address. Value range: 0~159
MTPC	5	10H	MTP Programming Control:
			MTPC[2:0]: MTP command 000: Idle 001: Read 010: Erase 011: Program 1xx: For UltraChip's debug use only MTPC[3]: MTP Enable (automatically cleared after each MTP command) MTPC[4]: Ignore/Use MTP. 0: Ignore 1: Use
MTP	7		Multiple-Time Programming. For V _{LCD} fine tune.
MTPID	2		Multiple-Time Programming. For LCM manufacturer's configuration.
MTPM	7	00H	MTP Write Mask. Bit =1: program, Bit=0: no action.
MTPM1	2	0H	MTP Write Mask. Bit =1: program, Bit=0: no action.
APC		N/A	Advanced Program Control. For UltraChip only. Please do not use.
			Status Registers
ОМ	2	_	Operating Modes (Read only) 00b: Reset 01b: (Not used) 10b: Sleep 11b: Normal
MD	1	_	MTP option flag: 1 for MTP version, 0 for non-MTP version.
MS	1	_	MTP programming in-progress
WS	1	_	MTP Operation Succeeded
ID	2	PIN	Access the connected status of ID pins.



COMMAND TABLE

The following is a list of host commands supported by UC1698u C/D: 0: Control, 1: Data W/R: 0: Write Cycle, 1: Read Cycle #: Useful Data bits —: Don't Care

	Command	C/D	W/R	D7	D6	D5	D4	D3	D2	D1	D0	Actio	n	Default
1	Write Data Byte	1	0	#	#	#	#	#	#	#	#	Write 1	byte	N/A
2	Read Data Byte	1	1	#	#	#	#	#	#	#	#	Read 1	,	N/A
	,			GE	MX	MY	WA	DE	WS	MD	MS	Get {Statu	,	-
3	Get Status & PM	0	1	Ver		l	Р	MO[6:	01	ı		PMO, Produ		N/A
					duct (Code (PID		MID	[1:0]	PID, M		
	Set Column Address LSB	0	0	0	0	0	0	#	#	#	#	Set CA[•	0
4	Set Column Address MSB	0	0	0	0	0	1	0	#	#	#	Set CA	_	0
5	Set Temp. Compensation	0	0	0	0	1	0	0	1	#	#	Set TC	_	0
6	Set Power Control	0	0	0	0	1	0	1	0	#	#	Set PC[•	10b
	Set Adv. Program Control	0	0	0	0	1	1	0	0	0	R	Set APC[F		
7	(double-byte command)	0	0	#	#	#	#	#	#	#	#	R = 0 c		N/A
	Set Scroll Line LSB	0	0	0	1	0	0	#	#	#	#	Set SL[3:01	0
8	Set Scroll Line MSB	0	0	0	1	0	1	#	#	#	#	Set SL[0
	Set Row Address LSB	0	0	0	1	1	0	#	#	#	#	Set RA[0
9	Set Row Address MSB	0	0	0	1	1	1	#	#	#	#	Set RA[7:4]		0
40	Set V _{BIAS} Potentiometer	0	0	1	0	0	0	0	0	0	1		•	4011
10	(double-byte command)	0	0	#	#	#	#	#	#	#	#	Set PM[[7:0]	40H
11	Set Partial Display Control	0	0	1	0	0	0	0	1	0	#	Set LC	[8]	0
12	Set RAM Address Control	0	0	1	0	0	0	1	#	#	#	Set AC[2:0]	001b
12	Cat Fixed Lines	0	0	1	0	0	1	0	0	0	0	Set AC[2:0] Set {FLT, FLB}		0
13	Set Fixed Lines	0	0	#	#	#	#	#	#	#	#	Set (FL1,	FLB}	0
14	Set Line Rate	0	0	1	0	1	0	0	0	#	#	Set LC[4:3]		10b
15	Set All-Pixel-ON	0	0	1	0	1	0	0	1	0	#	Set DC[1]		0
16	Set Inverse Display	0	0	1	0	1	0	0	1	1	#	Set DC[0]		0
17	Set Display Enable	0	0	1	0	1	0	1	#	#	#	Set DC[4:2]		110b
18	Set LCD Mapping Control	0	0	1	1	0	0	0	#	#	#	Set LC[2:0]	0
10	Set N-Line Inversion	0	0	1	1	0	0	1	0	0	0	Set LC[2:0] Set NIV[4:0]		1DH
19	Set IN-Line Inversion	U	U	-	-	-	#	#	#	#	#			
20	Set Color Pattern	0	0	1	1	0	1	0	0	0	#	Set LC		0 (BGR)
21	Set Color Mode	0	0	1	1	0	1	0	1	#	#	Set LC[10b
	Set COM Scan Function	0	0	1	1	0	1	1	#	#	#	Set CSF		000b
23	System Reset	0	0	1	1	1	0	0	0	1	0	System F		N/A
24	NOP	0	0	1	1	1	0	0	0	1	1	No opera		N/A
25	Set Test Control	0	0	1	1	1	0	0	1	T	·——	For testing		N/A
	(double-byte command)	0	0	#	#	#	#	#	#	#	#	Do not i		
26	Set LCD Bias Ratio	0	0	1	1	1	0	1	0	#	#	Set BR[1:0]	11b: 12
27	Set COM End	0	0	1	1	1	1	0	0	0	1	Set CEN	[6:0]	159
		0	0	-	#	#	#	#	#	#	#		[0.0]	.00
28	Set Partial Display Start	0	0	1	1	1	1	0	0	1	0	Set DST	[6:0]	0
	. ,	0	0	-	#	#	#	#	#	#	#			
29	Set Partial Display End	0	0	1 -	1 #	1 #	1 #	0 #	0 #	1 #	1 #	Set DEN	[6:0]	159
	Set Window Program	0	0	1	1	1	1	0	1	0	0			
30	Starting Column Address	0	0		#	#	#	#	#	#	#	Set WPC0		0
	Set Window Program	0	0	1	1	1	1	0	1	0	1	Shared with MTP commands WPC1 Set WPC1 Set		
31	Starting Row Address	0	0	#	#	#	#	#	#	#	#			0
	Set Window Program	0	0	1	1	1	1	0	1	1	0			46-
32	Ending Column Address	0	0	-	#	#	#	#	#	#	#			127
22	Set Window Program	0	0	1	1	1	1	0	1	1	1			450
33	Ending Row Address	0	0	#	#	#	#	#	#	#	#		WPP1	159
34	Window Program Mode	0	0	1	1	1	1	1	0	0	#	Set AC	[3]	0: Inside
35	Set MTP Operation control	0	0	1	0	1	1	1	0	0	0	Set MTP	C[4:0]	10H
JJ	Oct Will Operation Control	0	0	-	-		#	#	#	#	#	Jet IVI I P	J[4.U]	1011

	Command	C/D	W/R	D7	D6	D5	D4	D3	D2	D1	D0	Action		Default
36	Set MTP Write Mask	0 0 0	0 0	1 - -	0 # -	1 # -	1 # -	1 # -	0 # -	0 # #	1 # #	Set MTPM[6:0] MTPM1[1:0]		0
37	Set V _{MTP1} Potentiometer	0 0	0	1 #	1 #	1 #	1 #	0 #	1 #	0 #	0 #		Set MTP1	N/A
38	Set V _{MTP2} Potentiometer	0 0	0	1 #	1 #	1 #	1 #	0 #	1 #	0 #	1 #	Shared with Window	Set MTP2	N/A
39	Set MTP Write Timer	0	0	1 #	1 #	1 #	1 #	0 #	1 #	1 #	0 #	Program commands	Set MTP3	N/A
40	Set MTP Read Timer	0	0	1 #	1 #	1 #	1 #	0 #	1 #	1 #	1 #		Set MTP4	N/A

Note:

- All other bit patterns other than commands listed above may result in undefined behavior.
- The interpretation of commands (36)~(40) depends on the setting of register MTPC[3].
 - Commands (37)~(40) are shared with commands (30)~(33). These two sets of commands share exactly the same code and control registers. When MTPC[3]=0, they are interpreted as Window Program commands and registers. When MTPC[3]=1, they function as MTP Control commands and registers.
- After MTP ERASE or PROGRAM operation, before resuming normal operation, please always
 - a) Remove TST4 power source,
 - b) Do a full V_{DD} ON-OFF-ON cycle.
- Under 16-bit bus mode and CD=0, D[15:8] is ignored and only D[7:0] is used. As a result, the bus cycles
 for commands under 16-bit bus and 8-bit bus are the same, and double-byte commands still need two
 bus cycles under 16-bit bus mode.

Example:

8-bit bus mode:

Set PL[1:0] = 2'b11 : D[7:0] = $\boxed{0010\ 1011}$ Set PM[7:0] = 8'h8b : 1st D[7:0] = $\boxed{1000\ 0001}$ 2nd D[7:0] = $\boxed{1000\ 1011}$

16-bit bus mode:

Set PL[1:0] = 2'b11: D[15:0] = 0000 0000 0010 1011Set PM[7:0] = 8'h8b: 1st D[15:0] = 0000 0000 1000 0001 $2^{nd} D[15:0] = 0000 0000 1000 1011$



COMMAND DESCRIPTION

(1) WRITE DATA TO DISPLAY MEMORY

Action	C/D	W/R	D7	D6	D5	D4	D3	D2	D1	D0
Write data	1	0	8-bit data written to SRAM							

UC1698u will convert input RAM data to 16-bit of RGB data. Please refer to command Set Color Mode for detail of data-write sequence.

(2) READ DATA FROM DISPLAY MEMORY

Action	C/D	W/R	D7	D6	D5	D4	D3	D2	D1	D0
Read data	1	1		8-b	oit dat	a rea	d fron	n SR/	٩M	

Each RGB triplet is stored as 16-bit in the display RAM. Each 16-bit of RGB data takes 1 (/ 2) RAM read cycles for 16 (/ 8) –bit bus mode, respectively. The read out RGB data is *after-extension* for 64K color mode.

R4	R3	R2	R1	R0	G5	G4	G3	G2	G1	G0	B4	В3	B2	B1	B0
		1	I st 8-bi	t Rea	d					2	nd 8-b	it Rea	d		

Write/Read Data Byte (commands (1) and (2)) operation uses internal Row Address register (RA) and Column Address register (CA). RA and CA can be programmed by issuing commands Set Row Address and Set Column Address. If wrap-around (WA, AC[0]) is OFF (0), CA will stop incrementing after reaching the CA boundary, and system programmers need to set the values of RA and CA explicitly. If WA is ON (1), when CA reaches end of column address, CA will be reset to 0 and RA will be increased or decreased, depending on the setting of Row Increment Direction (RID, AC[2]). When RA reaches the boundary of RAM (i.e. RA = 0 or 127), RA will be wrapped around to the other end of RAM and continue.

For 8-bit / 16-bit interface, the first 1 byte / 2 bytes of read, respectively, is a dummy read. Please ignore the data read out.

(3) GET STATUS & PM

Action	C/D	W/R	D7	D6	D5	D4	D3	D2	D1	D0
	0	1	GE	MX	MY	WA	DE	WS	MD	MS
Get Status	0	1	Ver	/er PMO[6:0]						
	0 1 Product Code PID[1:				[1:0]	MID	[1:0]			

Status1 definitions:

GE: Green Enhancing enable flag. Green Enhance Mode is disabled when GE = 1.

MX: Status of register LC[1], mirror X.MY: Status of register LC[2], mirror Y.

WA: Status of register AC[0]. Automatic column/row wrap around.

DE: Display enable flag. DE=1 when display is enabled

WS: MTP Operation succeeded

MD: MTP Option (1 for MTP version, 0 for non-MTP version)

MS: MTP action status

Status2 definitions:

Ver: IC Version Code. 0 or 1. PMO[6:0]: PM offset value.

Status3 definitions:

Product Code: 1000b (8h)

PID[1:0]: Provide access to ID pins connection status.

MID[1:0]: LCM manufacturer's configuration.

If multiple Get Status commands are issued consecutively within one single CD 1⇒0⇒1 transaction, the Get Status command will return {Status1, Status2, Status3, Status1, Status2, Status3, Status1..} alternately.

(4) SET COLUMN ADDRESS

Action	C/D	W/R	D7	D6	D5	D4	D3	D2	D1	D0
Set Column Address LSB CA[3:0]	0	0	0	0	0	0	CA3	CA2	CA1	CA0
Set Column Address MSB CA[7:4]	0	0	0	0	0	1	0	CA6	CA5	CA4

Set SRAM column address for read/write access. CA is counted in RGB triplets, not individual SEG electrode.

CA value range: 0~127

(5) SET TEMPERATURE COMPENSATION

Action	C/D	W/R	D7	D6	D5	D4	D3	D2	D1	D0
Set Temperature Comp. TC[1:0]	0	0	0	0	1	0	0	1	TC1	TC0

Set V_{BIAS} temperature compensation coefficient (%-per-degree-C)

Temperature compensation curve definition:

00b = -0.00% O1b = -0.05% °C

10b = -0.15%

11b = -0.25%

(6) SET POWER CONTROL

Action	C/D	W/R	D7	D6	D5	D4	D3	D2	D1	D0
Set Panel Loading PC[1:0]	0	0	0	0	1	0	1	0	PC1	PC0

Set PC[0] according to the capacitance loading of LCD panel.

Panel loading definition: 0b : LCD ≤ 13nF

1b : 13nF < LCD ≤ 22nF

Set PC[1] to program the build-in charge pump stages. Before changing PC[1] value, always ensure the IC is in a RESET state. Avoid changing PC[1] when the display is enabled.

Pump control definition: $0b = External V_{LCD}$ 1b = Internal V_{LCD} (x10)

(7) SET ADVANCED PROGRAM CONTROL

Action	C/D	W/R	D7	D6	D5	D4	D3	D2	D1	D0
Set APC[R][7:0]	0	0	0	0	1	1	0	0	0	R
(Double-byte command)	0	0		Д	PC re	egiste	r para	amete	r	


For UltraChip only. Please do NOT use.

(8) SET SCROLL LINE

Action	C/D	W/R	D7	D6	D5	D4	D3	D2	D1	D0
Set Scroll Line LSB SL[3:0]	0	0	0	1	0	0	SL3	SL2	SL1	SL0
Set Scroll Line MSB SL[7:4]	0	0	0	1	0	1	SL7	SL6	SL5	SL4

Set the scroll line number.

Scroll line setting will scroll the displayed image up by SL rows. The valid value for SL is between 0 (no scrolling) and 159-2x(FLT+FLB) (full scrolling). FLT and FLB are the register values programmed by the Set Fixed Lines command.



(9) SET ROW ADDRESS

Action	C/D	W/R	D7	D6	D5	D4	D3	D2	D1	D0
Set Row Address LSB RA [3:0]	0	0	0	1	1	0	RA3	RA2	RA1	RA0
Set Row Address MSB RA [7:4]	0	0	0	1	1	1	RA7	RA6	RA5	RA4

Set SRAM row address for read/write access.

Possible value = 0~159

(10) SET VBIAS POTENTIOMETER

Action	C/D	W/R	D7	D6	D5	D4	D3	D2	D1	D0
Set V _{BIAS} Potentiometer. PM [7:0]	0	0	1	0	0	0	0	0	0	1
(Double-byte command)	0	0	PM7	PM6	PM5	PM4	PM3	PM2	PM1	PM0

Program V_{BIAS} Potentiometer (PM[7:0]). See section *LCD Voltage Setting* for more detail.

Effective range: 0 ~ 255

(11) SET PARTIAL DISPLAY CONTROL

Action	C/D	W/R	D7	D6	D5	D4	D3	D2	D1	D0
Set Partial Display Enable LC[8]	0	0	1	0	0	0	0	1	0	LC8

This command is used to enable partial display function.

LC[8]: **0**b: Disable Partial Display, Mux-Rate = CEN+1 (DST, DEN not used.)

1b: Enable Partial Display, Mux-Rate = DEN-DST+1+ LC[0]x(FLT+FLB)x2

(12) SET RAM ADDRESS CONTROL

Action	C/D	W/R	D7	D6	D5	D4	D3	D2	D1	D0
Set AC [2:0]	0	0	1	0	0	0	1	AC2	AC1	AC0

Program registers AC[2:0] for RAM address control.

AC[0]: WA, Automatic column/row wrap around.

0: CA or RA (depends on AC[1]= 0 or 1) will stop incrementing after reaching boundary

1: CA or RA (depends on AC[1]= 0 or 1) will restart, and RA or CA will increment by one step.

AC[1]: Auto-Increment order

0: column (CA) increment (+1) first until CA reaches CA boundary, then RA will increment by (+/-1).

1 : row (RA) increment (+/-1) first until RA reach RA boundary, then CA will increment by (+1).

AC[2]: RID, row address (RA) auto increment direction (0/1 = +/-1)


When WA=1 and CA reaches CA boundary, RID controls whether row address will be adjusted by +1 or -1.

AC[2:0] controls the auto-increment behavior of CA and RA. For Window Program mode (AC[3]=ON), see section $Command\ Description\ (32) \sim (35)$ for more details. If WPC[1:0] and WPP[1:0] values are the default values, the behavior of CA, RA auto-increment will be the same, no matter what the setting of AC[3] is.

(13) SET FIXED LINES

Action	C/D	W/R	D7	D6	D5	D4	D3	D2	D1	D0
Set Fixed Lines {FLT,FLB}	0	0	1	0	0	1	0	0	0	0
(Double-byte command)	0	0		FLT	[3:0]			FLB	[3:0]	

The fixed line function is used to implement the partial scroll function by dividing the screen into scroll and fixed area. The Set Fixed Lines command will define the fixed area, which will not be affected by the SL scroll function. The fixed area covers the top 2xFLT and bottom 2xFLB rows for mirror Y (MY) is 0, or covers the top 2xFLB and bottom 2xFLT rows for MY=1. One example of the visual effect on LCD is illustrated in the figure below.



Fixed Area (2xFLB) Scroll Area Fixed Area (2xFLT) 160

MY = 0

MY = 1

When partial display mode is activated, the display of these 2x(FLT+FLB) lines is also controlled by LC[0]. Before turning on LC[0], ensure:

MY=0 DST ≥ FLTx2 $DEN \leq (CEN-FLBx2).$

DST ≥ FLBx2 MY=1

DEN ≤ (CEN-FLTx2)

(14) SET LINE RATE

Action	C/D	W/R	D7	D6	D5	D4	D3	D2	D1	D0
Set Line Rate LC [4:3]	0	0	1	0	1	0	0	0	LC4	LC3

Program LC [4:3] for line rate setting (Frame-Rate = Line-Rate / Mux-Rate). The line rate is automatically scaled down by 2/3, 1/2, 1/3 and 1/4 at Mux-Rate = 108, 80, 56, and 40.

The following are line rates at Mux Rate = 109 ~ 160.

00b: 25.2 Klps

01b: 30.5 Klps

10b: 37.0 Klps 11b: 44.8 Klps

In On/Off Mode

00b: 8.5 Klps 01b: 10.4 Klps 10b: 12.6 Klps 11b: 15.2 Klps

(Klps: Kilo-Line-per-second)

(15) SET ALL PIXEL ON

Action	C/D	W/R	D7	D6	D5	D4	D3	D2	D1	D0
Set All Pixel ON DC [1]	0	0	1	0	1	0	0	1	0	DC1

Set DC[1] to force all SEG drivers to output ON signals. This function has no effect on the existing data stored in display RAM.

(16) SET INVERSE DISPLAY

Action	C/D	W/R	D7	D6	D5	D4	D3	D2	D1	D0
Set Inverse Display DC [0]	0	0	1	0	1	0	0	1	1	DC0

Set DC[0] to force all SEG drivers to output the inverse of the data (bit-wise) stored in display RAM. This function has no effect on the existing data stored in display RAM.


(17) SET DISPLAY ENABLE

Action	C/D	W/R	D7	D6	D5	D4	D3	D2	D1	D0
Set Display Enable DC [4:2]	0	0	1	0	1	0	1	DC4	DC3	DC2

This command is for programming register DC[4:2].

When DC[2] is set to **0**, the IC will put itself into Sleep mode. All drivers, voltage generation circuit and timing circuit will be halted to conserve power. When DC[2] is set to 1, UC1698u will first exit from Sleep mode, restore the power and then turn on COM drivers and SEG drivers. There is no other explicit user action or timing sequence required to enter or exit the Sleep mode.

DC[3] controls the gray shade modulation modes. UC1698u has two gray shade modulation modes: an On/Off mode and a 32-shade mode. The modulation curves are shown below. Horizontal axes are the gray shade data. The vertical axes are the ON-OFF ratio.



DC[4] Green Enhance Mode. Refer to command Set Color Mode for more information.

0b: Green Enhancing Mode enabled 1b: Green Enhancing Mode disabled

Note:

- 1. For red and blue colors, when PWM is off, the shades mapped to data 1 and 30 (shown as red points above) are achieved by special dithering. When PWM is on, these shades are produced by PWM.
- 2. Green shades are created by combining FRC (default: Off) and special dithering. When PWM is off, six of the shades (1, 2, 3, 59, 60, and 61) are created by special dithering while they are created by PWM when PWM is on. Data 62 and 63 are mapped to the same shade.
- 3. When the internal DC-DC converter starts to operate and pump out current to V_{LCD}, there will be an inrush pulse current between V_{DD2} and V_{SS2} initially. To avoid this current pulse from causing potential harmful noise, do <u>NOT</u> issue any command or write any data to UC1698u for 5~10mS after setting DC[2] to 1.



(18) SET LCD MAPPING CONTROL

High-Voltage Mixed-Signal IC

Action	C/D	W/R	D7	D6	D5	D4	D3	D2	D1	D0
Set LCD Mapping Control LC [2:0]	0	0	1	1	0	0	0	MY	MX	LC0

This command is used for programming LC[2:0] to control COM (row) mirror (MY), SEG (column) mirror (MX).

- LC[2] controls Mirror Y (MY): MY is implemented by reversing the mapping order between RAM and COM electrodes. The data stored in RAM is not affected by the MY action. MY will have immediate effect on the display image.
- LC[1] controls Mirror X (MX): MX is implemented by selecting the CA or 127-CA as write/read (from host interface) display RAM column address so this function will only take effect after rewriting the RAM

LC[0] controls whether soft icon sections (2xFLT, 2xFLB) are displayed during partial display mode.

(19) SET N-LINE INVERSION

Action	C/D	W/R	D7	D6	D5	D4	D3	D2	D1	D0
Set N-line inversion NIV[3:0]	0	0	1	1	0	0	1	0	0	0
(Double-byte command)	0	0	-	•	-	NIV4	NIV3	NIV2	NIV1	NIV0

N-Line Inversion:


NIV[2:0]: 000b: 11 lines

100b: 29 lines

001b: 19 lines 101b: 31 lines 010b: 21 lines 110b: 37 lines 011b: 25 lines 111b: 43 lines

NIV[3]: 0b: non-XOR 1b: XOR

0b: Disable NIV 1b: Enable NIV NIV[4]:



(20) SET COLOR PATTERN

Action	C/D	W/R	D7	D6	D5	D4	D3	D2	D1	D0
Set Color Pattern LC [5]	0	0	1	1	0	1	0	0	0	LC5

UC1698u supports on-chip swapping of R⇔B data mapping to the SEG drivers.

LC[5]	SEG1	SEG2	SEG3	SEG4	SEG5	SEG6	 SEG382	SEG383	SEG384
0	В	G	R	В	G	R	 В	G	R
1	R	G	В	R	G	В	 R	G	В

The definition of R/G/B input data is determined by LC[7:6], as described in Set Color Mode below.

(21) SET COLOR MODE

Action	C/D	W/R	D7	D6	D5	D4	D3	D2	D1	D0
Set Color Mode LC [7:6]	0	0	1	1	0	1	0	1	LC7	LC6

Program color mode and RGB input pattern. Color mode (LC[7:6]) definition:

Note: For serial bus modes, please refer to 8-bit tables below.

Green Enhance Mode disabled (DC[4]=1):

LC[7:6] = 01b (RRRR-GGGG-BBBB, 4K-color)

12 bits of input RGB data are stored to 16 RAM bits. No dither is performed. Every 3 bytes of input data will be merged into 2 sets of RGB data.

Data Write Sequence (8-bit)	D[7:0]						
1 st Write Data Cycle	R3	R2	R1	R0	G3	G2	G1	G0
2 nd Write Data Cycle	B 3	B2	B1	B0	R3	R2	R1	R0
3 rd Write Data Cycle	G3	G2	G1	G0	В3	B2	B1	B0

Data Write Sequence (16-bit)	D[15:0	1	_	_	_	_	_						_	_	_
1 st Write Data Cycle	0	0	0	0	R3	R2	R1	R0	G3	G2	G1	G0	B 3	B2	B1	B0
2 nd Write Data Cycle	0	0	0	0	R3	R2	R1	R0	G3	G2	G1	G0	В3	B2	B 1	B0

LC[7:6] = **10b** (RRRRR-GGGGGG-BBBBB, 64K-color)

16 bits of input data are stored to 16 RAM bits directly.

Data Write Sequence (8-bit)	D[7:0]			-	-	-	
1 st Write Data Cycle	R4	R3	R2	R1	R0	G5	G4	G3
2 nd Write Data Cycle	G2	G1	G0	B 4	B 3	B2	B 1	B0

Data Write Sequence (16-bit)	D[15:0	1													
1 st Write Data Cycle	R4	R3	R2	R1	R0	G5	G4	G3	G2	G1	G0	B4	В3	B2	B1	B 0

Green Enhance Mode enabled (DC[4]=0):

LC[7:6] = 01b (RRRR-GGGGG-BBB, 4K-color)

12 bits of input data are extended and stored to 16 RAM bits. Every 3 bytes of input data will be merged into 2 sets of RGB data.

Data Write Sequence (8-bit)	D[7:0]						
1 st Write Data Cycle	R3	R2	R1	R0	G4	G3	G2	G1
2 nd Write Data Cycle	G0	B2	B1	B0	R3	R2	R1	R0
3 rd Write Data Cycle	G4	G3	G2	G1	G0	B2	B1	B0

Data Write Sequence (16-bit)	D[1	15:0	1													
1 st Write Data Cycle	0	0	0	0	R3	R2	R1	R0	G4	G3	G2	G1	G0	B2	B1	B0
2 nd Write Data Cycle	0	0	0	0	R3	R2	R1	R0	G4	G3	G2	G1	G0	B2	B 1	B0

LC[7:6] = 10b (RRRRR-GGGGGG-BBBBB, 64K-color)

The behaviors of 8-bit input mode and 16-bit input mode do not change with DC[4] setting. Refer to previous section for more information on these two input modes.



(22) SET COM SCAN FUNCTION

High-Voltage Mixed-Signal IC

Action	C/D	W/R	D7	D6	D5	D4	D3	D2	D1	D0
Set COM Scan Function CSF[2:0]	0	0	1	1	0	1	1	CSF2	CSF1	CSF0

COM scan function

CSF[0]: Interlace Scan Function

0b: LRM sequence: AEBCD-AEBCD

1b: LRM sequence: AEBCD-EBCDA

CSF[1]: FRC Function

0b: FRC Disable

1b: FRC Enable

CSF[2]: Shade-1, Shade-30 option

0 : Dither directly on input data(SRAM Change)

1: PWM on SEG output stage

(23) SYSTEM RESET

Action	C/D	W/R	D7	D6	D5	D4	D3	D2	D1	D0
System Reset	0	0	1	1	1	0	0	0	1	0

This command will activate the system reset. Control register values will be reset to their default values. Data stored in RAM will not be affected.

(24) NOP

Action	C/D	W/R	D7	D6	D5	D4	D3	D2	D1	D0
No Operation	0	0	1	1	1	0	0	0	1	1

This command is used for "no operation".

(25) SET TEST CONTROL

Action	C/D	W/R	D7	D6	D5	D4	D3	D2	D1	D0
Set TT	0	0	1	1	1	0	0	1	Т	Т
(Double-byte command)	0	0			Tes	ting p	aram	eter		

This command is used for UltraChip production testing. Do NOT use.

(26) SET LCD BIAS RATIO

Action	C/D	W/R	D7	D6	D5	D4	D3	D2	D1	D0
Set Bias Ratio BR [1:0]	0	0	1	1	1	0	1	0	BR1	BR0

Bias ratio definition:

00b = 501b = 1010b = 1111b = 12

(27) SET COM END

Action	C/D	W/R	D7	D6	D5	D4	D3	D2	D1	D0
Set CEN	0	0	1	1	1	1	0	0	0	1
(Double-byte command)	0	0	-		CEI	V regi	ster p	aram	eter	

This command programs the ending COM electrode. CEN defines the number of used COM electrodes, and it should correspond to the number of pixel-rows in the LCD. When the LCD has less than 160 pixel rows, the LCM designer should set CEN to N-1 (where N is the number of pixel rows) and use COM1 through COM-N as COM driver electrodes.

(28) SET PARTIAL DISPLAY START

Action	C/D	W/R	D7	D6	D5	D4	D3	D2	D1	D0
Set DST	0	0	1	1	1	1	0	0	1	0
(Double-byte command)	0	0	-		DS	T regi	ster p	aram	eter	

This command programs the starting COM electrode, which has been assigned a full scanning period and will output an active COM scanning pulse.

(29) SET PARTIAL DISPLAY END

Action	C/D	W/R	D7	D6	D5	D4	D3	D2	D1	D0
Set DEN	0	0	1	1	1	1	0	0	1	1
(Double-byte command)	0	0	-		DEI	V regi	ster p	aram	eter	


This command programs the ending COM electrode, which has been assigned a full scanning period and will output an active COM scanning pulse.

CEN, DST, and DEN are 0-based index of COM electrodes. They control only the COM electrode activity, and do not affect the mapping of display RAM to each COM electrodes. The image displayed by each pixel row is therefore not affected by the setting of these three registers.

When LC[8]=1b, the Mux-Rate is narrowed down to DST-DEN+1+(FLT+FLB)xLC[0]x2. When MUX rate is reduced, reduce the line rate accordingly to reduce power. Changing MUX rate also require BR and V_{LCD} to be reduced.

For minimum power consumption, set LC[8]=1b, set (DST, DEN, FLT, FLB, CEN) to minimize MUX rate, use slowest line rate which satisfies the flicker requirement, use On/Off mode, set PC[0]=0b, disable N-Line Inversion, and use lowest BR, lowest V_{LCD} which satisfies the contrast requirement. When Mux-Rate is under 40, it is recommended to set BR=5 for optimum power saving.

In either case, DST/DEN defines a small subsection of the display which will remain active while shutting down all the rest of the display to conserve energy.





(30) SET WINDOW PROGRAM STARTING COLUMN ADDRESS

Action	C/D	W/R	D7	D6	D5	D4	D3	D2	D1	D0
Set WPC0	0	0	1	1	1	1	0	1	0	0
(Double-byte command)	0	0	-	И	/PC0 _l	[6:0] r	egiste	er par	amete	er

This command is to program the starting column address of RAM program window.

(31) SET WINDOW PROGRAM STARTING ROW ADDRESS

Action	C/D	W/R	D7	D6	D5	D4	D3	D2	D1	D0
Set WPP0	0	0	1	1	1	1	0	1	0	1
(Double-byte command)	0	0		WPI	P0[7:0	0] reg	ister p	param	eter	

This command is to program the starting row address of RAM program window.

(32) SET WINDOW PROGRAM ENDING COLUMN ADDRESS

Action	C/D	W/R	D7	D6	D5	D4	D3	D2	D1	D0
Set WPC1	0	0	1	1	1	1	0	1	1	0
(Double-byte command)	0	0	-	И	/PC1	[6:0] r	egiste	er par	amete	er

This command is to program the ending column address of RAM program window.

(33) SET WINDOW PROGRAM ENDING ROW ADDRESS

Action	C/D	W/R	D7	D6	D5	D4	D3	D2	D1	D0
Set WPP1	0	0	1	1	1	1	0	1	1	1
(Double-byte command)	0	0		WPI	P1[7:0	0] regi	ister p	aram	eter	

This command is to program the ending row address of RAM program window.

(34) SET WINDOW PROGRAM MODE

Action	C/D	W/R	D7	D6	D5	D4	D3	D2	D1	D0
Set Window Program Enable AC[3]	0	0	1	1	1	1	1	0	0	AC3

This command controls the Window Program function.

AC[3]=0: Inside Mode

When Window Programming is under "Inside" mode, the CA and RA increment and wrap-around will be performed automatically around the boundaries as defined by registers WPC0, WPC1, WPP0, and WPP1, so that the CA/RA address will stay <u>within</u> the defined window of SRAM address, and therefore allow effective data update within the window.

AC[3]=1: Outside Mode

When Window Programming is under "Outside" mode, the CA and RA increment and wrap-around boundary will cover the entire UC1698u SRAM map (CA: 0~127, RA:0~159). However, when CA/RA points to a memory location within the window defined by registers WPC0, WPC1, WPP0, and WPP1, the SRAM data update operation will be suspended, the existing data will be retained and the input data will be ignored.

The direction of Window Program will depend on the WA (AC[0]), RID (AC[2]), auto-increment order (AC[1]) and MX (LC[1]) register setting.


- WA (AC[0]) decides whether the program RAM address advances to next row / column after reaching the specified window column / row boundary.
- RID (AC[2]) controls the RAM address increasing from WPP0 toward WPP1 (RID=0) or the reverse direction (RID=1).
- Auto-increment Order (AC[1]) directs the RAM address increasing vertically (AC[1]=1) or horizontally (AC[1]=0).
- MX (LC[1]) results the RAM column address increasing from 127-WPC0 to 127-WPC1 (MX=1) or from WPC0 to WPC1 (MX=0).

By different combination of RID, AC[1], MX, and by setting CA, RA at proper corners of the "window", effects such as mirrors and rotations can be easily achieved.

Setting or resetting AC[3] does not affect the values of CA and RA. So, always remember to reposition CA and RA properly after changing the setting of AC[3].


Auto-increment order = 0 MX=0 RID = 0

(WPP0,WPC0)



| •

(WPP0,WPC0)




Auto-increment order = 1 MX=0 RID = 0

(WPP1,WPC1)

<u>Auto-increment order = 0 MX=0 RID = 1</u>


(WPP0,WPC0)



(WPP1,WPC1)

Auto-increment order = 1 MX=0 RID = 1


(WPP0, WPC0)



(WPP1,WPC1)

Auto-increment order = 0 MX=1 RID = 0


(WPP0,127-WPC0)



(WPP1,127-WPC1)

Auto-increment order = 1 MX=1 RID = 0


(WPP0,127-WPC0)



(WPP1,127-WPC1)

Auto-increment order = 0 MX=1 RID = 1


(WPP0, 127-WPC0)



(WPP1,127-WPC1)

Auto-increment order = 1 MX=1 RID = 1

(WPP0,127-WPC0)



(WPP1,127-WPC1)

(35) SET MTP OPERATION CONTROL

Action	C/D	W/R	D7	D6	D5	D4	D3	D2	D1	D0
Set MTPC	0	0	1	0	1	1	1	0	0	0
(Double-byte command)	0	0	1	,	,			PC regarance	gister eter	

This command is for MTP operation control:

MTPC[2:0]: MTP command

 000 : Sleep
 001 : MTP Read

 010 : MTP Erase
 011 : MTP Program

1xx: For UltraChip use only.

MTPC[3]: MTP Enable (automatically cleared each time after MTP command is done)

MTPC[4]: MTP value valid (ignore MTP value when L)

DC[2] and MTPC[3] are mutually exclusive. Only one of these two control flags can be set to ON at any time. In other words, when DC[2] is ON, all MTP operations will be blocked, and, when MTP operation is active, set DC[2] to 1 will be blocked.

The following commands, (37) ~ (41), are used as MTP commands only when MTPC[3]=1.

(36) SET MTP WRITE MASK

Action	C/D	W/R	D7	D6	D5	D4	D3	D2	D1	D0
	0	0	1	0	1	1	1	0	0	1
Set MTPM	0	0	•	MTPM[6:0] register parame					amet	er
(Triple-byte command)	0	0	1	•	•	-	•	•	MTF [1:	

This command enables Write to each of the 7 individual MTP bits.

When MTPM[x]=1, the x-th bit of the MTP memory will be programmed to "1". MTPM[x]=0 means no Write action for x-th bit. And the content of this bit will not change.

The amount of "programming current" increases with the number of 1's in MTPM. If the "programming current" appears to be too high for the LCM design (e.g. TST4 ITO trace is not wide enough to supply the current), use multiple write cycles and distribute the 1's evenly into these cycles.

MTPM[6:0]: Set PMO value MTPM1[1:0]: Set MID value

This command is only valid when MTPC[3]=1.

(37) SET V_{MTP1} POTENTIOMETER

Action	C/D	W/R	D7	D6	D5	D4	D3	D2	D1	D0
Set MTP1	0	0	1	1	1	1	0	1	0	0
(Double-byte command)	0	0		Sh	ared	regist	ter pa	rame	ter	

This command is for fine tuning V_{MPT1} setting (use with BR=00) and is only valid when MTPC[3]=1.

(38) SET V_{MTP2} POTENTIOMETER

Action	C/D	W/R	D7	D6	D5	D4	D3	D2	D1	D0
Set MTP2	0	0	1	1	1	1	0	1	0	1
(Double-byte command)	0	0		Sh	ared	regist	ter pa	rame	ter	

This command is for fine tuning V_{MTP2} PM setting (use with BR=01) and is only valid when MTPC[3]=1.

(39) SET MTP WRITE TIMER

Action	C/D	W/R	D7	D6	D5	D4	D3	D2	D1	D0
Set MTP3	0	0	1	1	1	1	0	1	1	0
(Double-byte command)	0	0		Sh	ared	regist	ter pa	rame	ter	

This command is only valid when MTPC[3]=1.

(40) SET MTP READ TIMER

Action	C/D	W/R	D7	D6	D5	D4	D3	D2	D1	D0
Set MTP4	0	0	1	1	1	1	0	1	1	1
(Double-byte command)	0	0		Sh	ared	regist	er pa	rame	ter	

This command is only valid when MTPC[3]=1.

LCD VOLTAGE SETTING

MULTIPLEX RATES

Multiplex Rate is completely software programmable in UC1698u via registers CEN, DST, DEN, FLT, FLB, and partial display control flags LC[8] and LC[0].

Combined with low power partial display mode and a low bias ratio of 6, UC1698u can support wide variety of display control options. For example, when a system goes into stand-by mode, a large portion of LCD screen can be turned off to conserve power.

BIAS RATIO SELECTION

Bias Ratio (*BR*) is defined as the ratio between V_{LCD} and V_{BIAS} , i.e.

$$BR = V_{LCD}/V_{BIAS}$$

where
$$V_{BIAS} = V_{B1+} - V_{B1-} = V_{B0+} - V_{B0-}$$

The theoretical optimum $Bias\ Ratio\ can$ be estimated by $\sqrt{Mux}+1$. BR of value 15~20% lower/higher than the optimum value calculated above will not cause significant visible change in image quality.

Due to the nature of STN operation, an LCD designed for good gray-shade performance at high Mux Rate (e.g. MR=160), can generally perform very well as a black and white display, at lower Mux Rate. However, it is also true that such technique generally can not maintain LCD's quality of gray shade performance, since the contrast of the LCD will increase as Mux Rate decreases, and the shades near the two ends of the spectrum will start to lose visibility.

UC1698u supports four *BR* as listed below. BR can be selected by software program.

BR	0	1	2	3
Bias Ratio	5	10	11	12

Table 1: Bias Ratios

TEMPERATURE COMPENSATION

Four different temperature compensation coefficients can be selected via software. The four coefficients are given below:

TC	0	1	2	3
% per °C	-0.00	-0.05	-0.15	-0.25

Table 2: Temperature Compensation

V_{LCD} AND CONTRAST FINE TUNING

Color STN LCD is sensitive to even a 0.5% mismatch between IC driving voltage and the V_{OP} of LCD. It is very difficult for LCD makers to guarantee such high precision matching of parts from different venders. It is therefore necessary to adjust V_{LCD} to precisely match the actual V_{OP} of each LCD.

For the best results, software or MTP based V_{LCD} adjustment is the recommended method for V_{LCD} fine tuning. System designers should always consider the contrast fine tuning requirement before finalizing on the LCM design.

LOAD DRIVING STRENGTH FOR COG

The power supply circuit of UC1698u is designed to handle LCD panels with loading up to ~18nF using 7- Ω /Sq ITO glass with V_{DD2/3} \geq 2.8V. For larger LCD panels, use lower resistance ITO glass.

Due to crosstalk consideration, ~18nF is also the recommended maximum LCD panel loading for COG applications. Using 4.5- Ω /Sq low resistance ITO glass will help improve image quality and operation tolerance.

V_{LCD} GENERATION

 V_{LCD} may be supplied either by internal charge pump or by external power supply. The source of V_{LCD} is controlled by PC[1].

When V_{LCD} is generated internally, the voltage level of V_{LCD} is determined by three control registers: BR (Bias Ratio), PM (Potentiometer), and TC (Temperature Compensation), with the following relationship:

$$V_{LCD} = (C_{V0} + C_{PM} \times PM) \times (1 + (T - 25) \times C_T\%)$$


where

 C_{V0} and C_{PM} are two constants, whose value depends on the setting of BR register, as illustrated in the table on the next page,


PM is the numerical value of PM register,

T is the ambient temperature in ${}^{\circ}C$, and

 C_T is the temperature compensation coefficient as selected by TC register.



V_{LCD} QUICK REFERENCE



BR	Cvo (V)	С _{РМ} (mV)	PM_reg	VLCD (V)
5	6.154	11.22	0	6.154
			255	9.015
10	12.157	22.26	0	12.157
			255	17.833
11	13.369	24.45	0	13.369
			189	17.991
12	14.580	26.61	0	14.580
			128	17.986

V_{LCD}-PM-BR relationship at 25°C

Note:

- 1. For good product reliability, please keep V_{LCD} under 18V over all temperature.
- 2. The integer values of BR above are for reference only and may have slight shift.

HI-V GENERATOR REFERENCE CIRCUIT




FIGURE 1: Sample circuit using internal Hi-V generator circuit

Note:

Sample component values: (The illustrated circuit and component values are for reference only. Please optimize for specific requirements of each application.)

 $C_{B0\sim1}$: 2.2 $\mu F/5V$ or 300x LCD load capacitance, whichever is higher.

 C_L : 330nF(25V) is appropriate for most applications.

C_S: 150 ~ 220nF / 25V.

 R_L : 3.3 ~ 10 M Ω to act as a draining circuit when V_{DD} is shut down abruptly.

LCD DISPLAY CONTROLS

CLOCK & TIMING GENERATOR

UC1698u contains a built-in system clock. All required components for the clock oscillator are built-in. No external parts are required.

Four different line rates are provided for system design flexibility. The line rate is controlled by register LC[4:3]. When Mux-Rate is above 109, frame rate is calculated as:

Frame Rate = Line-Rate / Mux-Rate.

When Mux-Rate is lowered to 108, 80, 56 and 40, line rate will be scaled down automatically by 1.5, 2, 3 and 4 times to reduce power consumption.

Flicker-free frame rate is dependent on LC material and gray-shade modulation scheme. Line rate 37.0 Klps or higher is recommended for 32-shade mode. Choose lower frame rate for lower power, and choose higher frame rate to improve LCD contrast and minimize flicker.

When switching from 32-shade modulation to On/Off Mode, line rate will be scaled down automatically to reduce power.

Under most situations, flicker behavior is similar between these two modulation schemes. However, it is recommended to test each mode to make sure the result is as expected.

DRIVER MODES

COM and SEG drivers can be in either Idle mode or Active mode, controlled by Display Enable flag (DC[2]). When SEG drivers are in Idle mode, they will be connected together to ensure zero DC condition on the LCD.

DRIVER ARRANGEMENTS

The naming convention is $COM(\underline{x})$, where \underline{x} =1~160, referring to the COM driver for the \underline{x} -th row of pixels on the LCD panel.

The mapping of COM(x) to LCD pixel rows is fixed and it is not affected by SL, CST, CEN, DST, DEN, MX or MY settings.

DISPLAY CONTROLS

There are three groups of display control flags in the control register DC: Driver Enable (DE), All-Pixel-ON (APO) and Inverse (PXV). DE has the overriding effect over PXV and APO.

DRIVER ENABLE (DE)

Driver Enable is controlled by the value of DC[2] via the Set Display Enable command. When DC[2] is set to OFF (logic "0"), both COM and SEG drivers will become idle and UC1698u will put itself into Sleep mode to conserve power.

When DC[2] is set to ON, the DE flag will become "1", and UC1698u will first exit from Sleep mode, restore the power (V_{LCD} , V_D etc.) and then turn on COM and SEG drivers.

ALL PIXELS ON (APO)

When set, this flag will force all SEG drivers to output ON signals, disregarding the data stored in the display buffer.

This flag has no effect when Display Enable is OFF and it has no effect on data stored in RAM.

INVERSE (PXV)

When this flag is set to ON, SEG drivers will output the inverse of the value it received from the display buffer RAM (bit-wise inversion). This flag has no impact on data stored in RAM.

PARTIAL SCROLL

Control register FLT and FLB specify two regions of rows which are not affected by the SL register. Since SL register can be used to implement scroll function. FLT and FLB registers can be used to implement fixed regions when the other part of the display is scrolled by SL.

PARTIAL DISPLAY

UC1698u provides flexible control of Mux Rate and active display area. Please refer to commands Set COM End, Set Partial Display Start, and Set Partial Display End for more detail.

GRAY-SHADE MODULATION MODE

UC1698u has two gray-shade modulation modes: 32-shade and On/Off Mode.

The On/Off mode will consume roughly 40~45% less power than the 32-shade mode, and can be used for situations where power consumption is more critical than color fidelity.

Changing gray-shade modulation mode does not affect the content of SRAM display buffer, and the image data will remain the same after switching back and forth between On/Off mode and 32-shade mode.



INPUT COLOR FORMATS

High-Voltage Mixed-Signal IC

UC1698u supports the following two different input color formats.

4KC (12-bit/RGB): In this color mode, R/G/B will be extended and the input data will be converted into 5R-6G-5B format before they are stored to display RAM.

64KC (16-bit/RGB): This is the native color mode. Data will be stored directly to on-chip SRAM in 5R-6G-5B (16-bit) format (except shade1 and shade30, which are achieved by special dithering. See command Set Display Enable for more details). This is the default input format mode.

Changing color mode does not affect the content already stored in the display buffer RAM. Users can mix several color modes together and switch among them in real time.

For example, the menu portion can be painted in 4K-color mode for fast update speed, and then switch to 64K-color mode, together with window programming function to effectively produce smooth graphics images.

ITO LAYOUT AND LC SELECTION

Since COM scanning pulses of UC1698u can be as short as 13μ S, it is critical to control the RC delay of COM and SEG signal to minimize crosstalk and maintain good mass production consistency.

COM TRACES

Excessive COM scanning pulse RC decay can cause fluctuation of contrast and increase COM direction crosstalk.

Please limit the worst case of COM signals RC delay (RC_{MAX}) as calculated below

$$(R_{ROW}/2.7 + R_{COM}) \times C_{ROW} < 0.8 \mu S$$

where

 C_{ROW} : LCD loading capacitance of one row of pixels. It can be calculated by C_{LCD} /Mux-Rate, where C_{LCD} is the LCD panel capacitance.

R_{ROW}: ITO resistance over one row of pixels within the active area

R_{COM}: COM routing resistance from IC to the active area + COM driver output impedance.

In addition, please limit the min-max spread of RC decay to be:

$$|RC_{MAX} - RC_{MIN}| < 0.15 \mu S$$

so that the COM distortions on the top of the screen to the bottom of the screen are uniform.

(Use worst case values for all calculations)

SEG TRACES

Excessive SEG signal RC decay can cause image dependent changes of medium gray shades and sharply increase of SEG direction crosstalk.

For good image quality, please minimize SEG ITO trace resistance and limit the worst case of SEG signal RC delay as calculated below.

$$(R_{COL}/2.7 + R_{SEG}) \times C_{COL} < 0.3 \mu S$$

where

 C_{COL} : LCD loading capacitance of one pixel column. It can be calculated by C_{LCD} / #_column, where C_{LCD} is the LCD panel capacitance.

R_{COL}: ITO resistance over one column of pixels within the active area

R_{SEG}: SEG routing resistance from IC to the active area + SEG driver output impedance.

(Use worst case values for all calculations)

SELECTING LIQUID CRYSTAL

The selection of LC material is crucial to achieve the optimum image quality of finished LCM.

When $(V_{90}-V_{10})/V_{10}$ is too high, image contrast and color saturation will deteriorate, and images will look murky and dull.

When $(V_{90}-V_{10})/V_{10}$ is too small, image contrast will become too strong, visibility of shades will suffer, and crosstalk may increase sharply for medium shades.

For the best result, it is recommended the LC material has the following characteristics:

$$(V_{90}-V_{10})/V_{10} = (V_{ON}-V_{OFF})/V_{OFF} \times 0.72 \sim 0.80$$

where V_{90} and V_{10} are the LC characteristics, and V_{ON} and V_{OFF} are the ON and OFF V_{RMS} voltage produced by LCD driver IC at the specific Muxrate.

Two examples are provided below:

Duty	Bias	V _{ON} /V _{OFF} -1	x0.80	x0.72
1/160	1/12	7.93%	6.3%	5.7%
1/160	1/11	7.77%	6.2%	5.6%

VIDEO CSTN & COG

UC1698u can support very fast CSTN for video rate applications. For LCM with $t_r + t_f = 180 \text{mS} \sim 200 \text{mS}$ or smaller, it is recommended to set the line rate higher such that the frame rate is 260Hz or higher. For such applications, special attentions are necessary for COG design to minimize crosstalk and to ensure plenty of power is available to drive the LCM at such high speed.

- At this fast scan rate, the SEG/COM trace RC decay minimization will be very critical in minimizing crosstalk.
- MPU will perform frequent high speed update to the on-chip video RAM for video applications. Make sure the ITO does not cause on-chip V_{DD}-V_{SS} to fall below 1.7V, and V_{SS} bounce is under 7% x V_{DD}.

For VSTN (video CSTN) applications, it is recommended to use low resistance ITO glass to help reducing SEG signal RC decay, minimizing $V_{DD},\,V_{SS}$ noise, and ensuring sufficient $V_{DD2},\,V_{SS2}$ supply for on-chip DC-DC converter.




FIGURE 2: COM and SEG Driving Waveform

HOST INTERFACE

As summarized in the table below, UC1698u supports two parallel bus protocols, in either 8-bit or 16-bit bus width, and three serial bus protocols.

Designers can either use parallel bus to achieve high data transfer rate, or use serial bus to create compact LCD modules.

					Bus Type						
		80	80	68	000	S8 (4wr)	S8uc (3/4wr)	S9 (3WR)			
	Width	16-bit	8-bit	16-bit	8-bit		Serial				
	Access		Read	/Write			Write Only				
	BM[1:0]	10	00	11	01	00	00	01			
Pins	{DB[15], DB[13]}	Data	0x	Data	0x	10	11	10			
	CS[1:0]	Chip Select									
Data	CD			Contro	I / Data			0			
∞ಶ	WR0	W	'R	R/	W		0				
Control	WR1	R	D	Е	N		0				
ပိ	DB[1,3,5,7,9,11]	Data	1	Data	-		-				
	DB[0,2,4,6,8,10,12, 14]	Data	Data	Data	Data	DB[8]=SDA, DB[0]=SCK					

^{*} Connect unused control pins and data bus pins to V_{DD} or V_{SS}

	CS	CS	CD 1⇔0	CD 1⇒0	RESET	RESET
	Disable	Init bus	Init bus	init color	Init bus	init color
	Interface	state	state	mapping	state	mapping
16-bit	✓	_	_	✓	✓	✓
8-bit	✓	ı	_	✓	✓	✓
S8	✓	✓	_	✓	✓	✓
S8uc	✓	_	✓	✓	✓	✓

- CS disable bus interface CS can be used to disable Bus Interface Write / Read Access.
- CD refers to CD transitions within valid CS window. CD = 0 means write command or read status.
- CS Sync / RESET can be used to initialize bus state machine (like 8-bit / S8 / S9).
- RESET can be pin reset / soft reset / power on reset.
- CD can be used to initialize the multi-byte input RGB format to/from on-chip SRAM mapping.

Table 3: Host interfaces Summary

PARALLEL INTERFACE

The timing relationship between UC1698u internal control signal RD, WR and their associated bus actions are shown in the figure below.

The Display RAM read interface is implemented as a two-stage pipe-line. This architecture requires that, every time memory address is modified, either in 8-bit mode or 16-bit mode, by either Set CA, or Set RA command, a dummy read cycle needs to be performed before the actual data can propagate through the pipe-line and be read from data port D.

There is no pipeline in write interface of Display RAM. Data is transferred directly from bus buffer to internal RAM on the rising edges of write pulses.

16-BIT & 8-BIT BUS OPERATION

UC1698u supports both 8-bit and 16-bit bus width. The bus width is determined by pin BM[1].

8-bit bus operation exactly doubles the clock cycles of 16-bit bus operation, MSB followed by

LSB, including the dummy read, which also requires two clock cycles. The bus cycle of 8-bit mode is reset each time CD pin changes state (when CS is active).




FIGURE 3: 16-bit Parallel Interface & Related Internal Signals

160x128RGB CSTN Controller-Driver

SERIAL INTERFACE

UC1698u supports three serial modes, one 4-wire SPI mode (S8), one compact 3/4-wire mode (S8uc), and one 3-wire mode (S9). Bus interface mode is determined by the wiring of the BM[1:0], D[15] and D[13]. See table in last page for more detail.

S8 (4-WIRE) INTERFACE

Only write operations are supported in 4-wire serial mode. Pins CS[1:0] are used for chip select and bus cycle reset. Pin CD is used to determine the content of the data been transferred. During each write cycle, 8 bits of data, MSB first, are latched on eight rising SCK edges into an 8-bit data holder.

If CD=0, the data byte will be decoded as command. If CD=1, this 8-bit will be treated as data and transferred to proper address in the Display Data RAM on the rising edge of the last SCK pulse. Pin CD is examined when SCK is pulled low for the LSB (D0) of each token.




FIGURE 4.a: 4-wire Serial Interface (S8)

S8uc (3/4-wire) Interface

Only write operations are supported in this 3/4-wire serial mode. The data format is identical to S8. The CD pin transitions will reset the bus cycle in this

mode. So, if CS pins are hardwired to enable chipselect, the bus can work properly with only three signal pins.




FIGURE 4.b: 3/4-wire Serial Interface (S8uc)

S9 (3-WIRE) INTERFACE

Only Write operation is supported in this 3-wire serial mode. Pins CS[1-0] are used for chip select and bus cycle reset. On each Write cycle, the first bit is CD, which determines the interpretation of the following 8 bits of data, MSB first. These 8 command/data bits are latched on rising SCK edges into an 8-bit data holder. If CD=0, the following byte will be decoded as command.

If CD=1, the following byte will be treated as data and transferred to proper address in the Display Data RAM at the rising edge of the last SCK pulse.

By sending CD information explicitly in the bit stream, control pin CD is not used, and should be connected to either V_{DD} or V_{SS} . The toggle of CS0 or CS1 for each byte of data/command is recommended but optional.




FIGURE 4.c: 3-wire Serial Interface (S9)

HOST INTERFACE REFERENCE CIRCUIT




FIGURE 5: 8080/16-bit parallel mode example




FIGURE 6: 8080/8-bit parallel mode example




FIGURE 7: 6800/16-bit parallel mode example




FIGURE 8: 6800/8-bit parallel mode example




FIGURE 9: 4-Wires SPI (S8) serial mode example




FIGURE 10: 3/4-Wires SPI (S8uc) serial mode example




FIGURE 11: 3-Wire (S9) mode example

Note

- Pins ID0 and ID1 are for production control. Their connection will affect the content of D[3:2] of the third byte of the Get Status command. Connect to V_{DD} for "H" or V_{SS} for "L".
- The RST pin is optional. Connect it to V_{DD} when not used.



DISPLAY DATA RAM

DATA ORGANIZATION

The input display data (depend on color mode) are stored to a dual port static RAM (RAM, for Display Data RAM) organized as 160x128X16.

After setting CA and RA, the subsequent data write cycles will store the data for the specified pixel to the proper memory location.

Please refer to the map in the following page between the relation of COM, SEG, SRAM, and various memory control registers.

DISPLAY DATA RAM ACCESS

The Display RAM is a special purpose dual port RAM which allows asynchronous access to both its column and row data. Thus, RAM can be independently accessed both for Host Interface and for display operations.

DISPLAY DATA RAM ADDRESSING

A Host Interface (HI) memory access operation starts with specifying Row Address (RA) and Column Address (CA) by issuing Set Row Address and Set Column Address commands.

If wrap-around (WA, AC[0]) is OFF (0), CA will stop incrementing after reaching the end of row (159), and system programmers need to set the values of RA and CA explicitly.

If WA is ON (1), when CA reaches the end of a row, CA will be reset to 0 and RA will increment or decrement, depending on the setting of row Increment Direction (RID, AC[2]). When RA reaches the boundary of RAM (i.e. RA = 0 or 159), RA will be wrapped around to the other end of RAM and continue.

MX IMPLEMENTATION

Column Mirroring (MX) is implemented by selecting either (CA) or (127–CA) as the RAM column address. Changing MX affects the data written to the RAM.

Since MX has no effect on the data already stored in RAM, changing MX does not have immediate effect on the displayed pattern. To refresh the display, refresh the data stored in RAM after setting MX.

ROW MAPPING

COM electrode scanning orders are not affected by Start Line (SL), Fixed Line (FLT & FTB) or Mirror Y (MY, LC[3]). Visually, register SL having a non-zero value is equivalent to scrolling the LCD display up or down (depends on MY) by *SL* rows.

RAM ADDRESS GENERATION

The mapping of the data stored in the display SRAM and the scanning COM electrodes can be obtained by combining the fixed COM scanning sequence and the following RAM address generation formula.

When FLT & FLB=0, during the display operation, the RAM line address generation can be mathematically represented as following:

For the 1st line period of each field Line = SL

Otherwise

Line = Mod(Line+1, 160)

Where Mod is the modular operator, and *Line* is the bit slice line address of RAM to be outputted to SEG drivers. Line 0 corresponds to the first bit-slice of data in RAM.

The above *Line* generation formula produces the "loop around" effect as it effectively resets *Line* to 0 when *Line+1* reaches 160. Effects such as scrolling can be emulated by changing SL dynamically.

MY IMPLEMENTATION

Row Mirroring (MY) is implemented by reversing the mapping order between COM electrodes and RAM, i.e. the mathematical address generation formula becomes:

For the 1st line period of each field

Line = Mod(SL + MUX-1, 160)

where MUX = CEN + 1

Otherwise

Line = Mod(Line-1, 160)

Visually, the effect of MY is equivalent to flipping the display upside down. The data stored in display RAM are not affected by MY.


WINDOW PROGRAM

Window program is designed for data write in a specified window range of SRAM address. The procedure should start with window boundary registers setting (WPP0, WPP1, WPC0 and WPC1) and AC[3] setting for inside/outside window mode. When AC[3] is set to '0' (default value), data can be written to SRAM within the window address range which is specified by (WPP0, WPC0) and (WPP1, WPC1). When AC[3] is set to '1', data will be written to whole SRAM excluding the specified window area.

The data write direction will be determined by AC[2:0] and MX settings. When AC[0]=1, the data write can be consecutive within the range of the specified window. AC[1] will control the data write in either column or row direction. AC[2] will result the data write starting either from row WPP0 or WPP1. MX is for the initial column address either from WPC0 to WPC1 or from (MC-WPC0 to MC-WPC1).


Example1 (AC[2:0] = 001):

AC[3]=0 MX=0




Example 2 (AC[2:0] = 111):

AC[3] = 0 MX = 0




Example1-1:



Example 2-1:

$$AC[3] = 1$$
 $MX = 0$



RAM																		
OIH	Row								RAM									
OAH	-	۱.																
COMB COMPS COM15		4																
OSH		- 1																
OAH OSH		- 1																
STATE STAT		1 1																
COMP		1																
COMB COMM2 COMM3 COMM3 COMM3 COMM5 COMM9 COMM5 COMM9 COMM6 COMM1 COMM6		- 1																
See H		1 1								<u> </u>								
OSH		1 1																
OAH OBH OCM COM		1 1																
DBH COM12 COM28 COM148 COM5 COM16 COM10		1 1																
CCH COM2 COM18 COM3 COM14 COM3 COM17 COM3 COM17 COM3 COM17 COM3 COM17 COM3 COM18		1																
DDH DDH DFH		1 1								-								
COM15 COM15 COM15 COM145 COM15 OPT COM15 COM15 COM15 COM15 COM1 10		1 1																
COM-16 COM-12 COM-14 COM-15 COM-14 COM-16 COM-15 COM-14 COM-16 C		1 1																
TOH		1																
11																		
12H 13H		1																
13H		1																
14H		1																
16H		1																
17H	15H	1													COM22	COM38	COM139	COM155
18H 19H																		
19H	17H	1													COM24	COM40		
1AH	18H	1													COM25	COM41	COM136	COM152
18H 1CH	19H	1													COM26	COM42		COM151
Section Company Comp	1AH	1													COM27	COM43	COM134	COM150
Sah Com	1BH														COM28	COM44	COM133	COM149
Section	1CH														COM29	COM45	COM132	COM148
Section																		
Section																		
Section																		
88H 88H 8COM140 COM156 COM22 COM38 8BH 8BH 8BH 8BH 8COM140 COM156 COM22 COM38 8DH 8EH 8FH 90H 92H 93H 94H 95H 96H 96H 97H 98H 99H 99H 99H 99H 99H 99H 99H 99H 99	88H														COM137	COM153	COM24	COM40
SBH SCH	89H	1 1													COM138	COM154	COM23	COM39
SCH SDH COM142 COM158 COM19 COM36 COM142 COM158 COM19 COM35 COM142 COM158 COM142 COM158 COM142 COM158 COM145 COM145 COM158 COM145 COM145 COM158 COM145 COM16 COM32 COM145 COM16 COM32 COM145 COM16 COM32 COM145 COM16 COM32 COM158 COM145 COM16 COM32 COM158 COM145 COM16 COM32 COM159 COM150 COM15	8AH														COM139	COM155	COM22	COM38
SDH SEH	8BH	J I													COM140	COM156	COM21	COM37
SEH SFH SPH	8CH	1 1																COM36
SFH 90H	8DH														COM142	COM158	COM19	COM35
90H 91H 92H 93H 94H 95H 96H 97H 98H 99H 99H 99H 99H 99H 99H 99H 99H 99	8EH															COM159	COM18	COM34
91H 92H 93H 93H 94H 95H 96H 97H 99H 99H 99H 99H 99H 99H 99H 99H 99		4																
92H 93H 94H 95H 96H 97H 98H 99H 99H 99H 99H 99H 99H 99H 99H 99		4 1																
93H 94H 95H 96H 97H 98H 99H 99H 99H 99H 99H 99H 99H 99H 99																		
94H 95H 96H 97H 98H 99H 99H 99H 99H 99H 99H 99H 99H 99		4																
95H 96H 97H 98H 99H 99H 99H 99H 99H 99H 99H 99H 99		4																
96H 97H 98H 99H 99H 99H 99H 99H 99H 99H 9FH 9FH 9F		4 I				-												
97H 98H 99H 9AH 9BH 9COM155 COM1 COM7 COM23 9BH 9CH 9CH 9CH 9FH 9FH 9FH 9FH 9FH 9FH 9FH 9FH 9FH		4 I				<u> </u>				<u> </u>								
98H 99H 99H 99H 99H 99H 99H 99H 99H 99H		4 I																
99H 9AH 9BH 9CH 9DH 9FH 9FH 9FH 9FH 9FH 9FH 99H 99H 90H 90H 90H 90H 90H 90H 90H 90		4				<u> </u>				<u> </u>								
9AH 9BH 9CH 9DH 9FH 9FH 9FH 9FH 9FH 9FH 9FH 9FH 9FH 9F		1																
9BH 9CH 9DH COM156 COM12 COM5 COM21 COM20 SPH COM157 COM13 COM4 COM20 COM158 COM157 COM158 COM14 COM20 COM158 COM159 COM15 COM2 COM18 COM159 COM15 COM2 COM18 COM160 COM160 COM16 COM1 COM17		1 I																
9CH 9DH 9EH 9FH O To be a common of the co		1 I				-	-			-								
9DH 9EH 9FH COM158 COM14 COM3 COM19 COM17 COM17		- 1				-	-			-								
9EH 9FH COM160 COM16 COM17		1 I			-	-	-		-	-								
9FH COM160 COM16 COM17		1 1				<u> </u>				<u> </u>								
SEG3 81 SEG3 82 SEG3 83 SEG3 81 SEG3 83 SEG3 83 SEG3 83 SEG3 83 SEG3 83 SEG3 83 SEG3 83 SEG3 83 SEG3 84		1 !				 		 		<u> </u>								
ê la	9511	J				<u> </u>				<u> </u>					CON100	COMITO	COMIT	CON17
ê la		ı						1							1			
ê la			2	2	က္	4	Ω			88	84	82	83	84				
ê la		0	EG	EG	ËĞ	ËĞ	ËG			63	33	633	8	63				
SEG380 SE	×		S	S	S	S	S			SE	SE	SE	SE	SE				
SEG38. SE	ŝ		2	3	4	6	С								1			
		_	385	38.	138	37.	138			G5	99	61	G2	63				
		_	EG	ËG	Ë	Ë	Ë			SE	SE	SE	SE	SE				
			S	Ø	S	S	S	<u> </u>							J			

Example for memory mapping: let MX = 0, MY = 0, SL = 0, LC[7:6] = 10b (RRRR-GGGGGG-BBBBB, 64K-color), according to the data shown in the above table (R: 11111b, G: 111111b, B: 11111b): \Rightarrow 1st Byte write data: 11111111b \Rightarrow 2nd Byte write data: 11111111b

RESET & POWER MANAGEMENT

Types of Reset

UC1698u has two different types of Reset: Power-ON-Reset and System-Reset.

Power-ON-Reset is performed right after V_{DD} is connected to power. Power-On-Reset will first wait for about 150mS, depending on the time required for V_{DD} to stabilize, and then trigger the System Reset.

System Reset can also be activated by software command (that's Software Reset) or by connecting RST pin to ground (that's Pin Reset).

In the following discussions, Reset means Software Reset.

RESET STATUS

When UC1698u enters RESET sequence:

- Operation mode will be "Reset".
- All control registers are reset to default values.
 Refer to section Control Registers for details of their default values.

OPERATION MODES

UC1698u has three operating modes (OM): Reset, Sleep, Normal.

Mode	Reset	Sleep	Normal
ОМ	00	10	11
Host Interface	Active	Active	Active
Clock	OFF	OFF	ON
LCD Drivers	OFF	OFF	ON
Charge Pump	OFF	OFF	ON
Draining Circuit	ON	ON	OFF

Table 4: Operating Modes

CHANGING OPERATION MODE

In addition to Power-ON-Reset, two commands will initiate OM transitions:

Set Display Enable, and System Reset.

When DC[2] is modified by Set Display Enable, OM will be updated automatically. There is no other action required to enter Sleep mode.

OM changes are synchronized with the edges of UC1698u internal clock. To ensure consistent system states, wait at least $10\mu S$ after Set Display Enable or System Reset command.

Action	Mode	OM
Reset command Power ON reset	Reset	00
Set Driver Enable to "0"	Sleep	10
Set Driver Enable to "1"	Normal	11

Table 5: OM changes

Both Reset mode and Sleep mode drain the charges stored in the external capacitors C_{B0} , C_{B1} , and C_L . When entering Reset mode or Sleep mode, the display drivers will be disabled.

The difference between Sleep mode and Reset mode is that, Reset mode clears all control registers and restores them to default values, while Sleep mode retains all the control registers values set by the user.

The difference between Software Reset and Pin Reset is that, Pin Reset does not drain the charge stored in the external capacitors C_{B0} , C_{B1} and C_{L} .

It is recommended to use Sleep Mode for Display OFF operations as UC1698u consumes very little energy in Sleep mode (typically under 2µA).

EXITING SLEEP MODE

UC1698u contains internal logic to check whether V_{LCD} and V_{BIAS} are ready before releasing COM and SEG drivers from their idle states. When exiting Sleep or Reset mode, COM and SEG drivers will not be activated until UC1698u internal voltage sources are restored to their proper values.



POWER-UP SEQUENCE

High-Voltage Mixed-Signal IC

UC1698u power-up sequence is simplified by builtin "Power Ready" flags and the automatic invocation of System-Reset command after Power-ON-Reset.

System programmers are only required to wait 150 mS before the CPU starting to issue commands to UC1698u. No additional time sequences are required between enabling the charge pump, turning on the display drivers, writing to RAM or any other commands. However, while turning on V_{DD}, V_{DD2/3} should be started not later than V_{DD}.




Figure 12: Reference Power-Up Sequence

Delay allowance between V_{DD} and $V_{DD2/3}$ is illustrated as Figure 14.

POWER-DOWN SEQUENCE

To prevent the charge stored in capacitor C_L from causing abnormal residue horizontal line on display when V_{DD} is switched off, use Reset mode to enable the built-in draining circuit and discharge these capacitors.

When internal V_{LCD} is not used, UC1698u will NOT drain V_{LCD} during RESET. System designers need to make sure external V_{ICD} source is properly drained off before turning off V_{DD}.




Figure 13: Reference Power-Down Sequence




Figure 14: Delay allowance and Power Off-On Sequence

MULTI-TIME PROGRAM NV MEMORY

OVERVIEW

MTP feature is available for UC1698u such that LCM makers can record an PM offset value in non-volatile memory cells, which can then be used to adjust the effective V_{LCD} value, in order to achieve high level of consistency for LCM contrast across all shipments.

To accomplish this purpose, three operations are supported by UC1698u:

MTP-Erase, MTP-Program, MTP-Read.


MTP-Program requires an external power source supplied to TST4 pin. MTP allows to program at least 10 times and should be performed only by the LCM makers.

MTP-Read is facilitated by the internal DC-DC converter built-in on UC1698u, no external power source is required, and it is performed automatically after hardware RESET (power-ON or pin RESET).

OPERATION FOR THE SYSTEM USERS

For the MTP version of UC1698u, the content of the NV memory will be read automatically after the power-on and hardware pin RESET. There is no user intervention or external power source required. When set up properly, the V_{LCD} will be fine tuned to achieve high level of consistency for the LCM contrast.

The MTP-READ is a relatively slow process and the time required can vary quite a bit. For a successful MTP-READ operation, the MS and WS bits in the *Read Status* commands will exhibit the following waveforms.



As illustrated above, the {MS, WS} will go through a {0,0}⇔{1,0}⇔{1,1}⇔{0,1} transition. When the {MS, WS}={0,1} state is reached, it means the LCM is ready to be turned on.

Although user can use *Read Status* command in a polling loop to make sure {MS, WS}={0, 1} before proceeding with the normal operations, however, it may be simpler to just issue *Set Display Enable* command every 0.5~2 seconds, repeatedly, together with other LCM optimization settings, such as BR, CEN, TC, etc.

The above "Periodical re-initializing" approach is also an effective safeguard against accidental display off events such as

- ESD strikes
- Mechanical shocks causing LCM connector to malfunction temporarily

HARDWARE VS. SOFTWARE RESET

The auto-MTP-READ is only performed for hardware RESET (power-ON and RST pin), but not for software *RESET* command. This enables the ICs to turn on display faster without the delay caused by MTP-READ.

It is recommended to use software *RESET* for normal operation control purpose while use power down and hardware RESET only during the event of power up.

OPERATION FOR THE LCM MAKERS

Always ERASE the MTP NV memory cells, before starting the Write process.



MTP OPERATION FOR LCM MAKERS

1. High voltage supply and timer setting

In MTP Program operation, two different high voltages are needed. In chip design, one high voltage is generated by internal charge pump (V_{LCD}), the other high voltage must be input from TST4 by external voltage source.

 V_{LCD} value is controlled by register MTP3 and MTP2. The default values of these two registers are appropriate for most applications.

External TST4 power source is required for MTP Program operation. MTP Programming speed depends on the TST4 voltage. Considering the ITO trace resistance in COG modules, it is recommended to program the MTP cells one at a time, so that the required 10V at TST4 can be maintained with proper consistency.

No external power source is required for MTP Erase and Read operation. For these MTP operations, TST4 should be open, or connected to V_{DD3} .


	V _{LCD}	TST4 (external input)
Program	MTP3: 00h (12.15 V)	10V (1mA per bit)
Erase	MTP3: 00h (12.15 V)	Floating or V _{DD3}
Read	MTP2:00h (6.15 V)	Floating or V _{DD3}

Note:

- 1. Do Erase before Program and program one bit at a time.
- 2. When doing MTP Program or Erase, it's required to use V_{DD2/3} 3.0V

2. Read MTP status bits

With normal Get Status method (CD=0, W/R=1), MTP operation status can be monitored in the real time. There are 3 status bits (WS, MD, MS) in status register. MTP control circuit will read to verify if the operation (program, erase) success or not. If the operation succeeded, and current operation will be ended with WS=1. If it failed, last operation will be automatically retried two more times. If it fails 3 times, WS will be set to 0 and the operation is aborted. MD is MTP ID, which is either 1 for MTP IC. No transition.



MTP status bits, TST4 & V_{LCD} Waveform

MTP CELL VALUE USAGE

There are 9 MTP cell bits. They are divided into two groups for different purpose.

MTP[6:0]: V_{LCD} Trim

When PMO[6]=1: PM with trim = PM - PMO[5:0]When PMO[6]=0: PM with trim = PM + PMO[5:0]

MTPID[1:0]: For LCM manufacturer's configuration.

MTP COMMAND SEQUENCE SAMPLE CODES

The following tables are examples of command sequence for MTP Program and Erase operations. These are only to demonstrate some "typical, generic" scenarios. Designers are encouraged to study related sections of the datasheet and find out what the best parameters and control sequences are for their specific design needs.

MTP operations (Erase, Program, Read) and Set Display ON is mutual exclusive. There is no harm done to the IC or the LCM if this is violated. However, the violating commands will be ignored.

Type Required: These items are required

<u>C</u>ustomized: These items are not necessary if customer parameters are the same as default <u>A</u>dvanced: We recommend new users to skip these commands and use default values.

Optional: These commands depend on what users want to do.

C/D The type of the interface cycle. It can be either Command (0) or Data (1)

W/R The direction of dataflow of the cycle. It can be either Write (0) or Read (1).

(1) MTP Program Sample Code

Туре	C/D	W/R	D7	D6	D5	D4	D3	D2	D1	D0	Chip Action	Comments
R	0	0	1	0	1	0	0	0	1	1	Set Line Rate	Set LC[4:3]=11b
R	0	0	1	1	1	1	0	1	0	0	Set V _{MTP1} Potentiometer	Set MTP V _{LCD}
R	0	0	0	0	0	0	0	0	0	0		MTP1: 00h(6.15 V)
R	0	0	1	1	1	1	0	1	0	1	Set V _{MTP2} Potentiometer	Set MTP V _{LCD}
R	0	0	0	0	0	0	0	0	0	0		MTP2: 00h(12.15 V)
R	0	0	1	1	1	1	0	1	1	0	Set MTP Write Timer	Set MTP Timer
R	0	0	0	1	0	1	0	0	0	0		MTP3: 50h(100mS)
R	0	0	1	1	1	1	0	1	1	1	Set MTP Read Timer	Set MTP Timer
R	0	0	0	0	0	0	1	0	0	0		MTP4: 08h(10mS)
R	0	0	1	0	1	1	1	0	0	1	Set MTP Write Mask	Set MTP Bit Mask
С	0	0	0	0	0	0	0	0	0	1	MTPM	Ex: To program MTPM[0] to be 1,
	U	U	0	0	0	0	0	0	0	0	MTPM1	set the value to 00000001b *
R		_				_				_		Apply TST4 voltage
- 1		_			_							Program: 10 V
R	0	0	1	0	1	1	1	0	0	0	Set MTP Control	Set MTPC[3]=1
R	0	0	-	-	0	0	1	0	1	1		Set MTPC[2:0]=011
R	0	1	-	-	-	-	-	ws	-	MS	Get Status & PM	Check MTP Status until MS=0 and WS=1
R												Remove TST4 voltage
R											V _{DD} =0V	Power OFF

^{*} It is recommended that users program one bit at a time.

(2) MTP Erase Sample Code

Туре	C/D	W/R	D7	D6	D5	D4	D3	D2	D1	D0	Chip action	Comments
R	0	0	1	0	1	0	0	0	1	1	Set Line Rate	Set LC[4:3]=11b
R	0	0	1	1	1	1	0	1	0	0	Set V _{MTP1} Potentiometer	Set MTP V _{LCD}
R	0	0	0	0	0	0	0	0	0	0		MTP1: 00h(6.15V)
R	0	0	1	1	1	1	0	1	0	1	Set V _{MTP2} Potentiometer	Set MTP V _{LCD}
R	0	0	0	0	0	0	0	0	0	0		MTP2: 00h (12.15V)
R	0	0	1	1	1	1	0	1	1	0	Set MTP Write Timer	Set MTP Timer
R	0	0	0	1	0	1	0	0	0	0		MTP3: 50h (100mS)
R	0	0	1	1	1	1	0	1	1	1	Set MTP Read Timer	Set MTP Timer
R	0	0	0	0	0	0	1	0	0	0		MTP4: 08h (10mS)
R	0	0	1	0	1	1	1	0	0	1	Set MTP Write Mask	Set MTP Bit Mask
С	0	0	0	0	0	0	1	1	1	1	MTPM	Ex: To erase MTPM[3:0],
C	0	U	0	0	0	0	0	0	0	0	MTPM1	set the value to 00001111b
R	0	0	1	0	1	1	1	0	0	0	Set MTP Control	Set MTPC[3]=1
R	0	0	-	-	0	0	1	0	1	0		Set MTPC[2:0]=010
R	0	1	-	-	-	-	ı	ws	ı	MS	Get Status & PM	Check MTP Status until MS=0, WS=1
R											V_{DD} =0 V	Power OFF

Note: It is recommended that users clear all the bits to be programmed.



SAMPLE POWER MANAGEMENT COMMAND SEQUENCES

The following tables are examples of command sequence for power-up, power-down and display ON/OFF operations. These are only to demonstrate some "typical, generic" scenarios. Designers are encouraged to study related sections of the datasheet and find out what the best parameters and control sequences are for their specific design needs.

C/D The type of the interface cycle. It can be either Command (0) or Data (1) W/R The direction of dataflow of the cycle. It can be either Write (0) or Read (1).

Type Required: These items are required

<u>C</u>ustomized: These items are not necessary if customer parameters are the same as default <u>A</u>dvanced: We recommend new users to skip these commands and use default values.

Optional: These commands depend on what users want to do.

Power-Up

Туре	C/D	W/R	D7	D6	D5	D4	D3	D2	D1	D0	Chip action	Comments
R	1	-	-	-	-	-	-	-	-	-	Turn on V_{DD} and $V_{DD2/3}$	Wait until V_{DD} , $V_{DD2/3}$ are stable
R	_	-	-	_	-	-	-	-	_	_	Set RST pin Low	Wait 1mS after RST is Low
R	_	-	-	_	-	-	-	-	_	_	Set RST pin High	
R	_	-	-	-	-	-	-	1	-	-	Automatic Power-ON Reset	Wait 150mS
С	0	0	0	0	1	0	0	1	#	#	Set Temp. Compensation	Set up LCD format specific
С	0	0	1	1	0	0	0	#	#	#	Set LCD Mapping	parameters, MX, MY, etc.
Α	0	0	1	0	1	0	0	0	#	#	Set Line Rate	Fine tune for power, flicker,
С	0	0	1	1	0	1	0	1	#	#	Set Color Mode	contrast, and shading.
С	0	0	1	1	1	0	1	0	#	#	Set LCD Bias Ratio	LCD specific operating voltage setting
R	0	0	1	0	0	0	0	0	0	1	Set V _{BIAS} Potentiometer	LCD specific operating voltage
- 1 \	0	0	#	#	#	#	#	#	#	#	Oct VBIAS I Otertionicter	setting
	1	0	#	#	#	#	#	#	#	#		
0											Write display RAM	Set up display image
											Wille display IVAIVI	Set up display illiage
	1	0	#	#	#	#	#	#	#	#		
R	0	0	1	0	1	0	1	1	1	1	Set Display Enable	

^{*} For power saving mode, please refer to UltraChip document "03-OTS-003 Power Saving Mode Disable Application Note version A".

Power-Down

Type	C/D	W/R	D7	D6	D5	D4	D3	D2	D1	D0	Chip action	Comments
R	0	0	1	1	1	0	0	0	1	0	System Reset	
R	_	-	ı	ı	1	ı	ı	-	1	-	Draining capacitor	Wait ~3mS before V _{DD} OFF

DISPLAY-OFF

Type	C/D	W/R	D7	D6	D5	D4	D3	D2	D1	D0	Chip action	Comments
R	0	0	1	0	1	0	1	1	1	0	Set Display Disable	
С	1 1	0 0	# #	Write display RAM	Set up display image (Image update is optional. Data in the RAM is retained through the SLEEP state.)							
R	0	0	1	0	1	0	1	1	1	1	Set Display Enable	

ESD CONSIDERATION

UC1600 series products usually are provided in bare die format to customers. This makes the product particularly sensitive to ESD damage during handling and manufacturing process. It is therefore highly recommended that LCM makers strictly follow the "JESD 625-A Requirements for Handling Electrostatic-Discharge-Sensitive (ESDS) Devices" when manufacturing LCM.

The following pins in UC1698u require special "ESD Sensitivity" consideration in particular:

			Test	Mode	
		MM V _{DD}	MM V _{SS}	HBM V _{DD}	HBM V _{SS}
LCD Driver		200	200	2000	2000
LCM Int	LCM Interface		300	3000	3000
	TST1/2/4	200	200	2000	2000
LCM HV pin/	C _B pins	200	200	2000	2000
Test pin	V _{LCDIN}	200	200	2000	2000
	V_{LCDOUT}	200	200	2000	2000
PWR / GND			300		3000

* MM: Machine Mode; HBM: Human Body Mode

According to UltraChip's Mass Production experiences, the ESD tolerance conditions are believed to be very stable and can produce high yield in multiple customer sites. However, special care is still required during handling and manufacturing process to avoid unnecessary yield loss due to ESD damages.



ABSOLUTE MAXIMUM RATINGS

In accordance with IEC134, Note 1 and 2

Symbol	Parameter	Min.	Max.	Unit
V_{DD}	Logic Supply voltage	-0.3	+4.0	V
V_{DD2}	LCD Generator Supply voltage	-0.3	+4.0	V
V_{DD3}	Analog Circuit Supply voltage	-0.3	+4.0	V
$V_{DD2/3}$ - V_{DD}	Voltage difference between V_{DD} and $V_{DD2/3}$	1	1.6	V
V_{LCD}	LCD Driving voltage (-25°C ~ +75°C)	-0.3	+19.8	V
V _{IN}	Digital input signal	-0.4	$V_{DD} + 0.5$	V
T _{OPR}	Operating temperature range	-30	+85	°C
T _{STR}	Storage temperature	-55	+125	°C

Note:

- 1. V_{DD} is based on $V_{SS} = 0V$
- 2. Stress beyond ranges listed above may cause permanent damages to the device.

SPECIFICATIONS

DC CHARACTERISTICS

Symbol	Parameter	Conditions	Min.	Тур.	Max.	Unit
V_{DD}	Supply for digital circuit		1.65		3.3	V
V _{DD2/3}	Supply for bias & pump		2.7		3.3	V
V _{LCD}	Charge pump output	$V_{DD2/3} = 2.8V, 25^{\circ}C$		15.2	18	V
V _D	LCD data voltage	$V_{DD2/3} = 2.8V, 25^{\circ}C$	1.09		1.95	V
V_{IL}	Input logic LOW				$0.2V_{DD}$	V
V_{IH}	Input logic HIGH		$0.8V_{DD}$			V
V _{OL}	Output logic LOW				0.2V _{DD}	V
V_{OH}	Output logic HIGH		$0.8V_{DD}$			V
I _{IL}	Input leakage current				1.5	μΑ
I _{SB}	Standby current	$V_{DD} = V_{DD2/3} = 3.3V,$ Temp = 85°C			50	μА
C_{IN}	Input capacitance			5	10	PF
C _{OUT}	Output capacitance			5	10	PF
R _{ON(SEG)}	SEG output impedance	V _{LCD} = 16.5V		850	1100	Ω
R _{ON(COM)}	COM output impedance	V _{LCD} = 16.5V		950	1100	Ω
f _{LINE}	Average line rate	LC[4:3] = 10b, 25 ^o C	-10%	37.0	+10%	Klps

POWER CONSUMPTION

Bias Ratio = 12, PM = 64,

Panel Loading (PC[1:0]) = 0b, $C_L = 330 \text{ nF},$ MTP=00 H, Line Rate = 10b,

 V_{DD} = 2.7 V, V_{LCD} = 16.5 V, Mux Rate = 160, Bus mode = 6800, $C_B = 2.2 \, \mu F$ Temperature = 25°C,

N-line inversion = 31 lines Color Mode = 64K color mode, All HV outputs are open circuit.

Display Pattern	Conditions	Тур. (μА)	Max. (μA)
All-Pixel-OFF	Bus = idle	1764	2470
2-pixel checker	Bus = idle	2468	3455
None	Reset (stand-by current)	<1	5

AC CHARACTERISTICS




FIGURE 15: Parallel Bus Timing Characteristics (for 8080 MCU)

 $(2.5V \le V_{DD} < 3.3V, Ta = -30 \text{ to } +85^{\circ}C)$

Symbol	Signal	Description	Condition	Min.	Max.	Units
t _{AS80} t _{AH80}	CD	Address setup time Address hold time		0	-	nS
t _{CY80}		System cycle time 16-bit bus (read) (write) 8-bit bus (read) (write)	LC[7:6]=10b LC[7:6]=01b	170 130 100 80 90	1	nS
t _{PWR80}	WR1	Pulse width 16-bit (read) 8-bit		85 50	_	nS
t _{PWW80}	WR0	Pulse width 16-bit (write) 8-bit	LC[7:6]=10b LC[7:6]=01b	65 40 45	Ι	nS
t _{нрw80}	WR0, WR1	High pulse width 16-bit bus (read) (write) 8-bit bus (read) (write)	LC[7:6]=10b LC[7:6]=01b	85 65 50 40 45	ı	nS
t _{DS80} t _{DH80}	D0~D15	Data setup time Data hold time		30 0	-	nS
t _{ACC80} t _{OD80}		Read access time Output disable time	C _L = 100pF	- 15	60 30	nS
T _{CSSA80} t _{CSH80}	CS1/CS0	Chip select setup time		5 5		nS

$(1.65V \le V_{DD} < 2.5V, Ta = -30 \text{ to } +85^{\circ}C)$

Symbol	Signal	Description	Condition	Min.	Max.	Units
t _{AS80} t _{AH80}	CD	Address setup time Address hold time		0	-	nS
t _{CY80}		System cycle time 16-bit bus (read) (write) 8-bit bus (read) (write)	LC[7:6]=10b LC[7:6]=01b	320 270 180 145 220	1	nS
t _{PWR80}	WR1	Pulse width 16-bit (read) 8-bit		160 90	1	nS
t _{PWW80}	WR0	Pulse width 16-bit (write) 8-bit	LC[7:6]=10b LC[7:6]=01b	135 73 110	ı	nS
t _{HPW80}	WR0, WR1	High pulse width 16-bit bus (read) (write) 8-bits bus (read) (write)	LC[7:6]=10b LC[7:6]=01b	160 135 90 72 110	-	nS
t _{DS80} t _{DH80}	D0~D15	Data setup time Data hold time		60 0	1	nS
t _{ACC80} t _{OD80}		Read access time Output disable time	C _L = 100pF	- 30	120 60	nS
t _{CSSA80} t _{CSH80}	CS1/CS0	Chip select setup time		10 10		nS




FIGURE 16: Parallel Bus Timing Characteristics (for 6800 MCU)

 $(2.5V \le V_{DD} < 3.3V, Ta = -30 \text{ to } +85^{\circ}C)$

Symbol	Signal	Description	Condition	Min.	Max.	Units
t _{AS68} t _{AH68}	CD	Address setup time Address hold time		0 0	_	nS
t _{CY68}		System cycle time 16-bit bus (read) (write) 8-bit bus (read) (write)	LC[7:6]=10b LC[7:6]=01b	170 130 100 80 90	ı	nS
t _{PWR68}	WR1	Pulse width 16-bit (read) 8-bit		85 50	-	nS
t _{PWW68}		Pulse width 16-bit (write) 8-bit	LC[7:6]=10b LC[7:6]=01b	65 40 45	Ι	nS
t _{LPW68}		Low pulse width 16-bit bus (read) (write) 8-bit bus (read) (write)	LC[7:6]=10b LC[7:6]=01b	85 65 50 40 45	1	nS
t _{DS68} t _{DH68}	D0~D7	Data setup time Data hold time		30 0	-	nS
t _{ACC68} t _{OD68}		Read access time Output disable time	C _L = 100pF	- 15	60 30	nS
t _{CSSA68} t _{CSH68}	CS1/CS0	Chip select setup time		5 5		nS

$(1.65V \le V_{DD} < 2.5V, Ta = -30 \text{ to } +85^{\circ}C)$

Symbol	Signal	Description	Condition	Min.	Max.	Units
t _{AS68}	CD	Address setup time		0	_	nS
t _{AH68}		Address hold time		0		
t _{CY68}		System cycle time			_	nS
		16-bit bus (read)		320		
		(write)		270		
		8-bit bus (read)		180		
		(write)	LC[7:6]=10b	145		
			LC[7:6]=01b	220		
t _{PWR68}	WR1	Pulse width 16-bit (read)		160	_	nS
		8-bit		90		
t _{PWW68}		Pulse width 16-bit (write)		135	_	nS
		8-bit	LC[7:6]=10b	73		
			LC[7:6]=01b	110		
t _{LPW68}		Low pulse width			_	nS
		16-bit bus (read)		160		
		(write)		135		
		8-bit bus (read)		90		
		(write)	LC[7:6]=10b	72		
			LC[7:6]=01b	110		
t _{DS68}	D0~D7	Data setup time		60	_	nS
t _{DH68}		Data hold time		0		
t _{ACC68}		Read access time	$C_L = 100pF$	-	120	nS
t _{OD68}		Output disable time		30	60	
t _{CSSA68}	CS1/CS0	Chip select setup time		10		nS
t _{CSH68}	C31/C30	Chip select setup time		10		






FIGURE 17: Serial Bus Timing Characteristics (for S8/S8uc)

(2.5V \leq V_{DD} < 3.3V, Ta= -30 to $+85^{\circ}$ C)

Symbol	Signal	Description	Condition	Min.	Max.	Units
t _{ASS8}	CD	Address setup time		0	_	nS
t _{AHS8}		Address hold time		0	1	nS
t _{CYS8}	SCK	System cycle time		40	ı	nS
t _{LPWS8}		Low pulse width		20	ı	nS
t _{HPWS8}		High pulse width		20	-	nS
t _{DSS8} t _{DHS8}	SDA	Data setup time Data hold time		15 0	1	nS
tcssas8 t _{cshs8}	CS1/CS0	Chip select setup time		5 5		nS

$$(1.65V \le V_{DD} < 2.5V, Ta = -30 \text{ to } +85^{\circ}C)$$

Symbol	Signal	Description	Condition	Min.	Max.	Units
t _{ASS8}	CD	Address setup time		0	-	nS
t _{AHS8}		Address hold time		0	-	nS
t _{CYS8}	SCK	System cycle time		75	-	nS
t _{LPWS8}		Low pulse width		37	-	nS
t _{HPWS8}		High pulse width		38	-	nS
t _{DSS8} t _{DHS8}	SDA	Data setup time Data hold time		30 0	ı	nS
tcssas8 t _{cshs8}	CS1/CS0	Chip select setup time		10 10		nS




FIGURE 18: Serial Bus Timing Characteristics (for S9)

$(2.5V \le V_{DD} < 3.3V, Ta = -30 \text{ to } +85^{\circ}C)$

Symbol	Signal	Description	Condition	Min.	Max.	Units
t _{CYS9}	SCK	System cycle time		40	ı	nS
t _{LPWS9}		Low pulse width		20	-	nS
t _{HPWS9}		High pulse width		20	-	nS
t _{DSS9} t _{DHS9}	SDA	Data setup time Data hold time		15 0	_	nS
tcssas9 t _{cshs9}	CS1/CS0	Chip select setup time		5 5		nS

$(1.65V \le V_{DD} < 2.5V, Ta = -30 \text{ to } +85^{\circ}C)$

Symbol	Signal	Description	Condition	Min.	Max.	Units
t _{CYS9}	SCK	System cycle time		75	ı	nS
t _{LPWS9}		Low pulse width		38	ı	nS
t _{HPWS9}		High pulse width		38	ı	nS
t _{DSS9} t _{DHS9}	SDA	Data setup time Data hold time		30 0	ı	nS
tcssas9 t _{CSHS9}	CS1/CS0	Chip select setup time		10 10		nS






FIGURE 19: Reset Characteristics

 $(1.65V \le V_{DD} < 3.3V, Ta = -30 \text{ to } +85^{\circ}C)$

Symbol	Signal	Description	Condition	Min.	Max.	Units
t _{RW}	RST	Reset low pulse width		3	-	μS
t _{RD}	RST, WR	Reset to WR pulse delay		10	-	mS

PHYSICAL DIMENSIONS

PAD COORDINATES

DIE SIZE:

 $13380 \mu M \; x \; 1712 \mu M \; \pm \; 50 \mu M$

DIE THICKNESS:

0.4mm ± 0.02 mm

BUMP HEIGHT:

15 μM

 $(H_{MAX}\text{-}H_{MIN})$ within die < $2\mu M$

COM/SEG SIZE:

17.5 x 115 μ M² (Typ.)

BUMP PITCH:

COM: 31 μ M (Typ.) SEG: 31 μ M (Typ.)

BUMP GAP:

SEG/COM: 13.5µM (Typ.)

11.5µM (Min.)


COORDINATE ORIGIN:

Chip center

PAD REFERENCE:


Pad center

(Drawing and coordinates are for the Circuit/Bump view.)






ALIGNMENT MARK INFORMATION



SHAPE OF THE ALIGNMENT MARK:



Note:

Alignment mark is on Metal3 under Passivation.

The "x" and "+" marks are symmetric both horizontally and vertically.

COORDINATES:

	U-Left N	Mark (L)	U-Right Mark (X)		
	X	Υ	X	Υ	
1	-6479.3	593.2	6439.8	593.2	
2	-6463.7	568.7	6479.8	553.2	
3	-6439.4	553.2	6449.8	593.2	

	D-Left N	Mark (+)	D-Right Mark (+)		
	X	Y	X	Υ	
1	-6003.0	-711.6	5983.0	-711.6	
2	-5983.0	-796.6	6003.0	-796.6	
3	-6035.5	-744.1	5950.5	-744.1	
4	-5950.5	-764.1	6035.5	-764.1	
С	-5993.0	-754.1	5993.0	-754.1	

Note: The values of x-coordinate and y-coordinate in the tables are after-rounded.

TOP METAL AND PASSIVATION:



FOR MTP PROCESS CROSS-SECTION

PAD COORDINATES

#	Pad	X	Υ	W	Н
1	DUMMY	-6579.8	792.5	115	21.5
2	COM36	-6579.8	759.5	115	17.5
3	COM38	-6579.8	728.5	115	17.5
4	COM40	-6579.8	697.5	115	17.5
5	COM42	-6579.8	666.5	115	17.5
6	COM44	-6579.8	635.5	115	17.5
7	COM46	-6579.8	604.5	115	17.5
8	COM48	-6579.8	573.5	115	17.5
9	COM50	-6579.8	542.5	115	17.5
10	COM52	-6579.8	511.5	115	17.5
11	COM54	-6579.8	480.5	115	17.5
12	COM56	-6579.8	449.5	115	17.5
13	COM58	-6579.8	418.5	115	17.5
14	COM60	-6579.8	387.5	115	17.5
15	COM62	-6579.8	356.5	115	17.5
16	COM64	-6579.8	325.5	115	17.5
17	COM66	-6579.8	294.5	115	17.5
18	COM68	-6579.8	263.5	115	17.5
19	COM70	-6579.8	232.5	115	17.5
20	COM72	-6579.8	201.5	115	17.5
21	COM74	-6579.8	170.5	115	17.5
22	COM76	-6579.8	139.5	115	17.5
23	COM78	-6579.8	108.5	115	17.5
24	COM80	-6579.8	77.5	115	17.5
25	COM82	-6579.8	46.5	115	17.5
26	COM84	-6579.8	15.5	115	17.5
27	COM86	-6579.8	-15.5	115	17.5
28	COM88	-6579.8	-46.5	115	17.5
29	COM90	-6579.8	-77.5	115	17.5
30	COM92	-6579.8	-108.5	115	17.5
31	COM94	-6579.8	-139.5	115	17.5
32	COM96	-6579.8	-170.5	115	17.5
33	COM98	-6579.8	-201.5	115	17.5
34	COM100	-6579.8	-232.5	115	17.5
35	COM102	-6579.8	-263.5	115	17.5
36	COM104	-6579.8	-294.5	115	17.5
37	COM106	-6579.8	-325.5	115	17.5
38	COM108	-6579.8	-356.5	115	17.5
39	COM110	-6579.8	-387.5	115	17.5
40	COM112	-6579.8	-418.5	115	17.5
41	COM114	-6579.8	-449.5	115	17.5
42	COM116	-6579.8	-480.5	115	17.5
43	COM118	-6579.8	-511.5	115	17.5
44	COM120	-6579.8	-542.5	115	17.5
45	COM122	-6579.8	-573.5	115	17.5
46	COM124	-6579.8	-604.5	115	17.5
47	COM126	-6579.8	-635.5	115	17.5
48	COM128	-6579.8	-666.5	115	17.5
49	COM130	-6579.8	-697.5	115	17.5
50	COM132	-6579.8	-728.5	115	17.5
51	COM134	-6579.8	-759.5	115	17.5
52	DUMMY	-6579.8	-792.5	115	21.5
53	COM136	-6463.5	-748.1	17.5	115
54	COM138	-6432.5	-748.1	17.5	115
55	COM140	-6401.5	-748.1	17.5	115

56 COM142 -6370.5 -748.1 17.5 11.5 57 COM144 -6339.5 -748.1 17.5 11.5 58 COM146 -6308.5 -748.1 17.5 11.5 59 COM148 -6277.5 -748.1 17.5 11.5 60 COM150 -6246.5 -748.1 17.5 11.5 61 COM152 -6215.5 -748.1 17.5 11.5 61 COM152 -6215.5 -748.1 17.5 11.5 62 COM154 -6184.5 -748.1 17.5 11.5 63 COM156 -6153.5 -748.1 17.5 11.5 64 COM158 -6122.5 -748.1 17.5 11.5 65 COM160 -6091.5 -748.1 17.5 11.5 65 COM160 -6091.5 -748.1 17.5 11.5 66 D15 -5801.4 -762.6 45 84 67	#	Pad	Х	Υ	W	Н
57 COM144 -6339.5 -748.1 17.5 11.5 58 COM146 -6308.5 -748.1 17.5 11.5 59 COM148 -6277.5 -748.1 17.5 11.5 60 COM150 -6246.5 -748.1 17.5 11.5 61 COM152 -6215.5 -748.1 17.5 11.5 62 COM154 -6184.5 -748.1 17.5 11.5 63 COM156 -6153.5 -748.1 17.5 11.5 63 COM158 -6122.5 -748.1 17.5 11.5 64 COM158 -6122.5 -748.1 17.5 11.5 65 COM160 -6091.5 -748.1 17.5 11.5 65 COM160 -6091.5 -748.1 17.5 11.5 66 D15 -5801.4 -762.6 45 84 67 VDDX -5741.4 -762.6 45 84 68						
58 COM146 -6308.5 -748.1 17.5 11 59 COM148 -6277.5 -748.1 17.5 11 60 COM150 -6246.5 -748.1 17.5 11 61 COM152 -6215.5 -748.1 17.5 11 62 COM154 -6184.5 -748.1 17.5 11 63 COM156 -6153.5 -748.1 17.5 11 64 COM158 -6122.5 -748.1 17.5 11 65 COM160 -6091.5 -748.1 17.5 11 66 D15 -5801.4 -762.6 45 84 67 VDDX -5741.4 -762.6 45 84 68 D14 -5681.4 -762.6 45 84 69 D13 -5435.4 -762.6 45 84 70 D12 -5375.4 -762.6 45 84 72 D10 -506						
59 COM148 -6277.5 -748.1 17.5 119 60 COM150 -6246.5 -748.1 17.5 119 61 COM152 -6215.5 -748.1 17.5 119 62 COM154 -6184.5 -748.1 17.5 119 63 COM156 -6153.5 -748.1 17.5 119 64 COM158 -6122.5 -748.1 17.5 119 65 COM160 -6091.5 -748.1 17.5 119 66 D15 -5801.4 -762.6 45 84 67 VDDX -5741.4 -762.6 45 84 68 D14 -5681.4 -762.6 45 84 69 D13 -5435.4 -762.6 45 84 70 D12 -5375.4 -762.6 45 84 71 D11 -5129.4 -762.6 45 84 72 D10 -5						
60 COM150 -6246.5 -748.1 17.5 11.5 61 COM152 -6215.5 -748.1 17.5 11.5 62 COM154 -6184.5 -748.1 17.5 11.5 63 COM156 -6153.5 -748.1 17.5 11.5 64 COM158 -6122.5 -748.1 17.5 11.5 65 COM160 -6091.5 -748.1 17.5 11.5 66 D15 -5801.4 -762.6 45 84 67 VDDX -5741.4 -762.6 45 84 68 D14 -5681.4 -762.6 45 84 69 D13 -5435.4 -762.6 45 84 70 D12 -5375.4 -762.6 45 84 71 D11 -5129.4 -762.6 45 84 72 D10 -5069.4 -762.6 45 84 73 D9 -48			1			
61 COM152 -6215.5 -748.1 17.5 11.5 62 COM154 -6184.5 -748.1 17.5 11.5 63 COM156 -6153.5 -748.1 17.5 11.5 64 COM158 -6122.5 -748.1 17.5 11.5 65 COM160 -6091.5 -748.1 17.5 11.5 66 D15 -5801.4 -762.6 45 84 67 VDDX -5741.4 -762.6 45 84 68 D14 -5681.4 -762.6 45 84 69 D13 -5435.4 -762.6 45 84 70 D12 -5375.4 -762.6 45 84 71 D11 -5129.4 -762.6 45 84 72 D10 -5069.4 -762.6 45 84 73 D9 -4823.4 -762.6 45 84 75 D7 -4517.4 <td></td> <td></td> <td>1</td> <td></td> <td></td> <td></td>			1			
62 COM154 -6184.5 -748.1 17.5 119 63 COM156 -6153.5 -748.1 17.5 119 64 COM158 -6122.5 -748.1 17.5 119 65 COM160 -6091.5 -748.1 17.5 119 66 D15 -5801.4 -762.6 45 84 67 VDDX -5741.4 -762.6 45 84 68 D14 -5681.4 -762.6 45 84 69 D13 -5435.4 -762.6 45 84 70 D12 -5375.4 -762.6 45 84 71 D11 -5129.4 -762.6 45 84 72 D10 -5069.4 -762.6 45 84 73 D9 -4823.4 -762.6 45 84 75 D7 -4517.4 -762.6 45 84 75 D7 -4517.4 <t< td=""><td></td><td></td><td>1</td><td></td><td></td><td></td></t<>			1			
63 COM156 -6153.5 -748.1 17.5 11 64 COM158 -6122.5 -748.1 17.5 11 65 COM160 -6091.5 -748.1 17.5 11 66 D15 -5801.4 -762.6 45 84 67 VDDX -5741.4 -762.6 45 84 68 D14 -5681.4 -762.6 45 84 69 D13 -5435.4 -762.6 45 84 70 D12 -5375.4 -762.6 45 84 70 D12 -5375.4 -762.6 45 84 71 D11 -5129.4 -762.6 45 84 71 D10 -5069.4 -762.6 45 84 72 D10 -5069.4 -762.6 45 84 73 D9 -4823.4 -762.6 45 84 74 D8 -4763.4 -762.6			1			
64 COM158 -6122.5 -748.1 17.5 115 65 COM160 -6091.5 -748.1 17.5 115 66 D15 -5801.4 -762.6 45 84 67 VDDX -5741.4 -762.6 45 84 68 D14 -5681.4 -762.6 45 84 69 D13 -5435.4 -762.6 45 84 70 D12 -5375.4 -762.6 45 84 70 D12 -5375.4 -762.6 45 84 71 D11 -5129.4 -762.6 45 84 72 D10 -5069.4 -762.6 45 84 73 D9 -4823.4 -762.6 45 84 74 D8 -4763.4 -762.6 45 84 75 D7 -4517.4 -762.6 45 84 75 D7 -4211.4 -762.6						
65 COM160 -6091.5 -748.1 17.5 119 66 D15 -5801.4 -762.6 45 84 67 VDDX -5741.4 -762.6 45 84 68 D14 -5681.4 -762.6 45 84 69 D13 -5435.4 -762.6 45 84 70 D12 -5375.4 -762.6 45 84 71 D11 -5129.4 -762.6 45 84 72 D10 -5069.4 -762.6 45 84 73 D9 -4823.4 -762.6 45 84 73 D9 -4823.4 -762.6 45 84 74 D8 -4763.4 -762.6 45 84 75 D7 -4517.4 -762.6 45 84 75 D7 -4517.4 -762.6 45 84 77 D5 -4211.4 -762.6			1			115
66 D15 -5801.4 -762.6 45 84 67 VDDX -5741.4 -762.6 45 84 68 D14 -5681.4 -762.6 45 84 69 D13 -5435.4 -762.6 45 84 70 D12 -5375.4 -762.6 45 84 71 D11 -5129.4 -762.6 45 84 72 D10 -5069.4 -762.6 45 84 72 D10 -5069.4 -762.6 45 84 73 D9 -4823.4 -762.6 45 84 74 D8 -4763.4 -762.6 45 84 75 D7 -4517.4 -762.6 45 84 75 D7 -4517.4 -762.6 45 84 77 D5 -4211.4 -762.6 45 84 78 D4 -4151.4 -762.6 4			1			
67 VDDX -5741.4 -762.6 45 84 68 D14 -5681.4 -762.6 45 84 69 D13 -5435.4 -762.6 45 84 70 D12 -5375.4 -762.6 45 84 71 D11 -5129.4 -762.6 45 84 72 D10 -5069.4 -762.6 45 84 73 D9 -4823.4 -762.6 45 84 74 D8 -4763.4 -762.6 45 84 75 D7 -4517.4 -762.6 45 84 76 D6 -4457.4 -762.6 45 84 77 D5 -4211.4 -762.6 45 84 79 D3 -3905.4 -762.6 45 84 80 D2 -3845.4 -762.6 45 84 81 D1 -3599.4 -762.6 45 84 82 D0 -3539.4 -762.6 45 84 83 RST -3377.4 -762.6 45 84 84 WR0 -3131.4 -762.6 45 84 85 VDDX -3071.4 -762.6 45 84 86 WR1 -3011.4 -762.6 45 84 87 CD -2849.4 -762.6 45 84 88 CS0 -2603.4 -762.6 45 84 89 VDDX -2237.4 -762.6 45 84 90 CS1 -2483.4 -762.6 45 84 91 BM0 -2237.4 -762.6 45 84 91 BM0 -2237.4 -762.6 45 84	65		-6091.5	-748.1		115
68 D14 -5681.4 -762.6 45 84 69 D13 -5435.4 -762.6 45 84 70 D12 -5375.4 -762.6 45 84 71 D11 -5129.4 -762.6 45 84 72 D10 -5069.4 -762.6 45 84 73 D9 -4823.4 -762.6 45 84 74 D8 -4763.4 -762.6 45 84 75 D7 -4517.4 -762.6 45 84 75 D7 -4517.4 -762.6 45 84 76 D6 -4457.4 -762.6 45 84 77 D5 -4211.4 -762.6 45 84 79 D3 -3905.4 -762.6 45 84 80 D2 -3845.4 -762.6 45 84 81 D1 -3599.4 -762.6 45 <td>66</td> <td>D15</td> <td>-5801.4</td> <td></td> <td>45</td> <td>84</td>	66	D15	-5801.4		45	84
69 D13 -5435.4 -762.6 45 84 70 D12 -5375.4 -762.6 45 84 71 D11 -5129.4 -762.6 45 84 72 D10 -5069.4 -762.6 45 84 73 D9 -4823.4 -762.6 45 84 74 D8 -4763.4 -762.6 45 84 75 D7 -4517.4 -762.6 45 84 76 D6 -4457.4 -762.6 45 84 77 D5 -4211.4 -762.6 45 84 78 D4 -4151.4 -762.6 45 84 79 D3 -3905.4 -762.6 45 84 80 D2 -3845.4 -762.6 45 84 81 D1 -3599.4 -762.6 45 84 82 D0 -3539.4 -762.6 45 <td>67</td> <td>VDDX</td> <td>-5741.4</td> <td></td> <td></td> <td>84</td>	67	VDDX	-5741.4			84
70 D12 -5375.4 -762.6 45 84 71 D11 -5129.4 -762.6 45 84 72 D10 -5069.4 -762.6 45 84 73 D9 -4823.4 -762.6 45 84 74 D8 -4763.4 -762.6 45 84 75 D7 -4517.4 -762.6 45 84 76 D6 -4457.4 -762.6 45 84 77 D5 -4211.4 -762.6 45 84 78 D4 -4151.4 -762.6 45 84 79 D3 -3905.4 -762.6 45 84 80 D2 -3845.4 -762.6 45 84 81 D1 -3599.4 -762.6 45 84 82 D0 -3539.4 -762.6 45 84 83 RST -3377.4 -762.6 45 <td>68</td> <td>D14</td> <td>-5681.4</td> <td>-762.6</td> <td>45</td> <td>84</td>	68	D14	-5681.4	-762.6	45	84
71 D11 -5129.4 -762.6 45 84 72 D10 -5069.4 -762.6 45 84 73 D9 -4823.4 -762.6 45 84 74 D8 -4763.4 -762.6 45 84 75 D7 -4517.4 -762.6 45 84 76 D6 -4457.4 -762.6 45 84 77 D5 -4211.4 -762.6 45 84 78 D4 -4151.4 -762.6 45 84 79 D3 -3905.4 -762.6 45 84 80 D2 -3845.4 -762.6 45 84 81 D1 -3599.4 -762.6 45 84 82 D0 -3539.4 -762.6 45 84 83 RST -3377.4 -762.6 45 84 84 WR0 -3131.4 -762.6 45 <td>69</td> <td>D13</td> <td>-5435.4</td> <td>-762.6</td> <td>45</td> <td>84</td>	69	D13	-5435.4	-762.6	45	84
72 D10 -5069.4 -762.6 45 84 73 D9 -4823.4 -762.6 45 84 74 D8 -4763.4 -762.6 45 84 75 D7 -4517.4 -762.6 45 84 76 D6 -4457.4 -762.6 45 84 77 D5 -4211.4 -762.6 45 84 78 D4 -4151.4 -762.6 45 84 79 D3 -3905.4 -762.6 45 84 80 D2 -3845.4 -762.6 45 84 81 D1 -3599.4 -762.6 45 84 82 D0 -3539.4 -762.6 45 84 83 RST -3377.4 -762.6 45 84 84 WR0 -3131.4 -762.6 45 84 85 VDDX -3071.4 -762.6 45 <td>70</td> <td>D12</td> <td>-5375.4</td> <td>-762.6</td> <td>45</td> <td>84</td>	70	D12	-5375.4	-762.6	45	84
73 D9 -4823.4 -762.6 45 84 74 D8 -4763.4 -762.6 45 84 75 D7 -4517.4 -762.6 45 84 76 D6 -4457.4 -762.6 45 84 77 D5 -4211.4 -762.6 45 84 78 D4 -4151.4 -762.6 45 84 79 D3 -3905.4 -762.6 45 84 80 D2 -3845.4 -762.6 45 84 81 D1 -3599.4 -762.6 45 84 82 D0 -3539.4 -762.6 45 84 83 RST -3377.4 -762.6 45 84 84 WR0 -3131.4 -762.6 45 84 85 VDDX -3071.4 -762.6 45 84 87 CD -2849.4 -762.6 45 <td>71</td> <td>D11</td> <td>-5129.4</td> <td>-762.6</td> <td>45</td> <td>84</td>	71	D11	-5129.4	-762.6	45	84
74 D8 -4763.4 -762.6 45 84 75 D7 -4517.4 -762.6 45 84 76 D6 -4457.4 -762.6 45 84 77 D5 -4211.4 -762.6 45 84 78 D4 -4151.4 -762.6 45 84 79 D3 -3905.4 -762.6 45 84 80 D2 -3845.4 -762.6 45 84 81 D1 -3599.4 -762.6 45 84 82 D0 -3539.4 -762.6 45 84 83 RST -3377.4 -762.6 45 84 84 WR0 -3131.4 -762.6 45 84 85 VDDX -3071.4 -762.6 45 84 86 WR1 -3011.4 -762.6 45 84 87 CD -2849.4 -762.6 45 <td>72</td> <td>D10</td> <td>-5069.4</td> <td>-762.6</td> <td>45</td> <td>84</td>	72	D10	-5069.4	-762.6	45	84
75 D7 -4517.4 -762.6 45 84 76 D6 -4457.4 -762.6 45 84 77 D5 -4211.4 -762.6 45 84 78 D4 -4151.4 -762.6 45 84 79 D3 -3905.4 -762.6 45 84 80 D2 -3845.4 -762.6 45 84 81 D1 -3599.4 -762.6 45 84 82 D0 -3539.4 -762.6 45 84 83 RST -3377.4 -762.6 45 84 84 WR0 -3131.4 -762.6 45 84 85 VDDX -3071.4 -762.6 45 84 86 WR1 -3011.4 -762.6 45 84 87 CD -2849.4 -762.6 45 84 89 VDDX -2543.4 -762.6 45<	73	D9	-4823.4	-762.6	45	84
76 D6 -4457.4 -762.6 45 84 77 D5 -4211.4 -762.6 45 84 78 D4 -4151.4 -762.6 45 84 79 D3 -3905.4 -762.6 45 84 80 D2 -3845.4 -762.6 45 84 81 D1 -3599.4 -762.6 45 84 82 D0 -3539.4 -762.6 45 84 83 RST -3377.4 -762.6 45 84 84 WR0 -3131.4 -762.6 45 84 85 VDDX -3071.4 -762.6 45 84 86 WR1 -3011.4 -762.6 45 84 87 CD -2849.4 -762.6 45 84 88 CS0 -2603.4 -762.6 45 84 89 VDDX -2543.4 -762.6 45	74	D8	-4763.4	-762.6	45	84
77 D5 -4211.4 -762.6 45 84 78 D4 -4151.4 -762.6 45 84 79 D3 -3905.4 -762.6 45 84 80 D2 -3845.4 -762.6 45 84 81 D1 -3599.4 -762.6 45 84 82 D0 -3539.4 -762.6 45 84 83 RST -3377.4 -762.6 45 84 84 WR0 -3131.4 -762.6 45 84 85 VDDX -3071.4 -762.6 45 84 86 WR1 -3011.4 -762.6 45 84 87 CD -2849.4 -762.6 45 84 88 CS0 -2603.4 -762.6 45 84 89 VDDX -2543.4 -762.6 45 84 91 BM0 -2237.4 -762.6 4	75	D7	-4517.4	-762.6	45	84
78 D4 -4151.4 -762.6 45 84 79 D3 -3905.4 -762.6 45 84 80 D2 -3845.4 -762.6 45 84 81 D1 -3599.4 -762.6 45 84 82 D0 -3539.4 -762.6 45 84 83 RST -3377.4 -762.6 45 84 84 WR0 -3131.4 -762.6 45 84 85 VDDX -3071.4 -762.6 45 84 86 WR1 -3011.4 -762.6 45 84 87 CD -2849.4 -762.6 45 84 88 CS0 -2603.4 -762.6 45 84 89 VDDX -2543.4 -762.6 45 84 90 CS1 -2483.4 -762.6 45 84 91 BM0 -2237.4 -762.6	76	D6	-4457.4	-762.6	45	84
78 D4 -4151.4 -762.6 45 84 79 D3 -3905.4 -762.6 45 84 80 D2 -3845.4 -762.6 45 84 81 D1 -3599.4 -762.6 45 84 82 D0 -3539.4 -762.6 45 84 83 RST -3377.4 -762.6 45 84 84 WR0 -3131.4 -762.6 45 84 85 VDDX -3071.4 -762.6 45 84 86 WR1 -3011.4 -762.6 45 84 87 CD -2849.4 -762.6 45 84 88 CS0 -2603.4 -762.6 45 84 89 VDDX -2543.4 -762.6 45 84 90 CS1 -2483.4 -762.6 45 84 91 BM0 -2237.4 -762.6	77	D5	-4211.4	-762.6	45	84
79 D3 -3905.4 -762.6 45 84 80 D2 -3845.4 -762.6 45 84 81 D1 -3599.4 -762.6 45 84 82 D0 -3539.4 -762.6 45 84 83 RST -3377.4 -762.6 45 84 84 WR0 -3131.4 -762.6 45 84 85 VDDX -3071.4 -762.6 45 84 86 WR1 -3011.4 -762.6 45 84 87 CD -2849.4 -762.6 45 84 88 CS0 -2603.4 -762.6 45 84 89 VDDX -2543.4 -762.6 45 84 90 CS1 -2483.4 -762.6 45 84 91 BM0 -2237.4 -762.6 45 84 92 VDDX -2177.4 -762.6 <t< td=""><td>78</td><td>D4</td><td></td><td></td><td>45</td><td>84</td></t<>	78	D4			45	84
80 D2 -3845.4 -762.6 45 84 81 D1 -3599.4 -762.6 45 84 82 D0 -3539.4 -762.6 45 84 83 RST -3377.4 -762.6 45 84 84 WR0 -3131.4 -762.6 45 84 85 VDDX -3071.4 -762.6 45 84 86 WR1 -3011.4 -762.6 45 84 87 CD -2849.4 -762.6 45 84 88 CS0 -2603.4 -762.6 45 84 89 VDDX -2543.4 -762.6 45 84 90 CS1 -2483.4 -762.6 45 84 91 BM0 -2237.4 -762.6 45 84 92 VDDX -2177.4 -762.6 45 84		D3	-3905.4			84
81 D1 -3599.4 -762.6 45 84 82 D0 -3539.4 -762.6 45 84 83 RST -3377.4 -762.6 45 84 84 WR0 -3131.4 -762.6 45 84 85 VDDX -3071.4 -762.6 45 84 86 WR1 -3011.4 -762.6 45 84 87 CD -2849.4 -762.6 45 84 88 CS0 -2603.4 -762.6 45 84 89 VDDX -2543.4 -762.6 45 84 90 CS1 -2483.4 -762.6 45 84 91 BM0 -2237.4 -762.6 45 84 92 VDDX -2177.4 -762.6 45 84			1			84
82 D0 -3539.4 -762.6 45 84 83 RST -3377.4 -762.6 45 84 84 WR0 -3131.4 -762.6 45 84 85 VDDX -3071.4 -762.6 45 84 86 WR1 -3011.4 -762.6 45 84 87 CD -2849.4 -762.6 45 84 88 CS0 -2603.4 -762.6 45 84 89 VDDX -2543.4 -762.6 45 84 90 CS1 -2483.4 -762.6 45 84 91 BM0 -2237.4 -762.6 45 84 92 VDDX -2177.4 -762.6 45 84						
83 RST -3377.4 -762.6 45 84 84 WR0 -3131.4 -762.6 45 84 85 VDDX -3071.4 -762.6 45 84 86 WR1 -3011.4 -762.6 45 84 87 CD -2849.4 -762.6 45 84 88 CS0 -2603.4 -762.6 45 84 89 VDDX -2543.4 -762.6 45 84 90 CS1 -2483.4 -762.6 45 84 91 BM0 -2237.4 -762.6 45 84 92 VDDX -2177.4 -762.6 45 84						
84 WR0 -3131.4 -762.6 45 84 85 VDDX -3071.4 -762.6 45 84 86 WR1 -3011.4 -762.6 45 84 87 CD -2849.4 -762.6 45 84 88 CS0 -2603.4 -762.6 45 84 89 VDDX -2543.4 -762.6 45 84 90 CS1 -2483.4 -762.6 45 84 91 BM0 -2237.4 -762.6 45 84 92 VDDX -2177.4 -762.6 45 84			1			
85 VDDX -3071.4 -762.6 45 84 86 WR1 -3011.4 -762.6 45 84 87 CD -2849.4 -762.6 45 84 88 CS0 -2603.4 -762.6 45 84 89 VDDX -2543.4 -762.6 45 84 90 CS1 -2483.4 -762.6 45 84 91 BM0 -2237.4 -762.6 45 84 92 VDDX -2177.4 -762.6 45 84			1			
86 WR1 -3011.4 -762.6 45 84 87 CD -2849.4 -762.6 45 84 88 CS0 -2603.4 -762.6 45 84 89 VDDX -2543.4 -762.6 45 84 90 CS1 -2483.4 -762.6 45 84 91 BM0 -2237.4 -762.6 45 84 92 VDDX -2177.4 -762.6 45 84			1			
87 CD -2849.4 -762.6 45 84 88 CS0 -2603.4 -762.6 45 84 89 VDDX -2543.4 -762.6 45 84 90 CS1 -2483.4 -762.6 45 84 91 BM0 -2237.4 -762.6 45 84 92 VDDX -2177.4 -762.6 45 84						
88 CS0 -2603.4 -762.6 45 84 89 VDDX -2543.4 -762.6 45 84 90 CS1 -2483.4 -762.6 45 84 91 BM0 -2237.4 -762.6 45 84 92 VDDX -2177.4 -762.6 45 84						
89 VDDX -2543.4 -762.6 45 84 90 CS1 -2483.4 -762.6 45 84 91 BM0 -2237.4 -762.6 45 84 92 VDDX -2177.4 -762.6 45 84			1			_
90 CS1 -2483.4 -762.6 45 84 91 BM0 -2237.4 -762.6 45 84 92 VDDX -2177.4 -762.6 45 84						
91 BM0 -2237.4 -762.6 45 84 92 VDDX -2177.4 -762.6 45 84						
92 VDDX -2177.4 -762.6 45 84			1			
LO2 DM4 2447.4 762.6 45 94						
			1			84
						84
						84
						84
			1			84
			1			84
			1			84
						84
						84
						84
			1			84
						84
	105		-645.9		45	84
	106		-585.9	-762.6	45	84
107 VSS -525.9 -762.6 45 84	107	VSS	-525.9	-762.6	45	84
108 VSS -465.9 -762.6 45 84	108	VSS	-465.9	-762.6	45	84
109 VSS -405.9 -762.6 45 84	109	VSS	-405.9	-762.6	45	84
110 VSS -345.9 -762.6 45 84	110	VSS	-345.9	-762.6	45	84

	#	Pad	Х	Υ	W	Н
112						
1113 VSS2 -52.9 -762.6 45 84 114 VSS2 7.1 -762.6 45 84 115 VSS2 67.1 -762.6 45 84 116 VSS2 127.1 -762.6 45 84 117 VSS2 187.1 -762.6 45 84 118 VSS2 247.1 -762.6 45 84 119 VSS2 307.1 -762.6 45 84 120 VSS2 367.1 -762.6 45 84 120 VSS2 487.1 -762.6 45 84 121 VSS2 487.1 -762.6 45 84 122 VSS2 487.1 -762.6 45 84 122 VSS2 607.1 -762.6 45 84 125 VDD 667.1 -762.6 45 84 127 VDD 787.1 -762.6						
1114 VSS2 7.1 -762.6 45 84 115 VSS2 67.1 -762.6 45 84 116 VSS2 127.1 -762.6 45 84 117 VSS2 187.1 -762.6 45 84 118 VSS2 247.1 -762.6 45 84 119 VSS2 307.1 -762.6 45 84 120 VSS2 367.1 -762.6 45 84 120 VSS2 487.1 -762.6 45 84 121 VSS2 487.1 -762.6 45 84 122 VSS2 487.1 -762.6 45 84 122 VSS2 547.1 -762.6 45 84 122 VSS2 607.1 -762.6 45 84 124 VSS2 607.1 -762.6 45 84 125 VDD 767.1 -762.6 <td< td=""><td></td><td></td><td></td><td></td><td></td><td></td></td<>						
115 VSS2 67.1 -762.6 45 84 116 VSS2 127.1 -762.6 45 84 117 VSS2 187.1 -762.6 45 84 118 VSS2 247.1 -762.6 45 84 119 VSS2 307.1 -762.6 45 84 120 VSS2 367.1 -762.6 45 84 121 VSS2 427.1 -762.6 45 84 121 VSS2 487.1 -762.6 45 84 122 VSS2 487.1 -762.6 45 84 123 VSS2 547.1 -762.6 45 84 123 VSS2 607.1 -762.6 45 84 124 VSS2 607.1 -762.6 45 84 125 VDD 667.1 -762.6 45 84 127 VDD 787.1 -762.6 <td< td=""><td></td><td></td><td></td><td></td><td></td><td></td></td<>						
116						
117 VSS2 187.1 -762.6 45 84 118 VSS2 247.1 -762.6 45 84 119 VSS2 307.1 -762.6 45 84 120 VSS2 367.1 -762.6 45 84 121 VSS2 427.1 -762.6 45 84 121 VSS2 487.1 -762.6 45 84 122 VSS2 607.1 -762.6 45 84 123 VSS2 607.1 -762.6 45 84 124 VSS2 607.1 -762.6 45 84 125 VDD 667.1 -762.6 45 84 125 VDD 787.1 -762.6 45 84 127 VDD 787.1 -762.6 45 84 127 VDD 367.1 -762.6 45 84 130 VDD 1087.1 -762.6						
118 VSS2 247.1 -762.6 45 84 119 VSS2 307.1 -762.6 45 84 120 VSS2 367.1 -762.6 45 84 121 VSS2 487.1 -762.6 45 84 121 VSS2 487.1 -762.6 45 84 122 VSS2 547.1 -762.6 45 84 123 VSS2 607.1 -762.6 45 84 125 VDD 667.1 -762.6 45 84 126 VDD 787.1 -762.6 45 84 127 VDD 787.1 -762.6 45 84 127 VDD 787.1 -762.6 45 84 128 VDD 847.1 -762.6 45 84 139 VDD 1027.1 -762.6 45 84 131 VDD 1027.1 -762.6 4						
119 VSS2 307.1 -762.6 45 84 120 VSS2 367.1 -762.6 45 84 121 VSS2 427.1 -762.6 45 84 122 VSS2 487.1 -762.6 45 84 123 VSS2 547.1 -762.6 45 84 124 VSS2 607.1 -762.6 45 84 125 VDD 667.1 -762.6 45 84 126 VDD 727.1 -762.6 45 84 127 VDD 787.1 -762.6 45 84 128 VDD 907.1 -762.6 45 84 129 VDD 907.1 -762.6 45 84 130 VDD 967.1 -762.6 45 84 131 VDD 1027.1 -762.6 45 84 131 VDD 1047.1 -762.6 45						
120 VSS2 367.1 -762.6 45 84 121 VSS2 427.1 -762.6 45 84 122 VSS2 487.1 -762.6 45 84 123 VSS2 547.1 -762.6 45 84 124 VSS2 607.1 -762.6 45 84 125 VDD 667.1 -762.6 45 84 126 VDD 727.1 -762.6 45 84 126 VDD 727.1 -762.6 45 84 127 VDD 907.1 -762.6 45 84 129 VDD 907.1 -762.6 45 84 130 VDD 907.1 -762.6 45 84 131 VDD 1027.1 -762.6 45 84 131 VDD 1087.1 -762.6 45 84 132 VDD 1087.4 -762.6 45						
121 VSS2 427.1 -762.6 45 84 122 VSS2 487.1 -762.6 45 84 123 VSS2 547.1 -762.6 45 84 124 VSS2 607.1 -762.6 45 84 125 VDD 667.1 -762.6 45 84 126 VDD 727.1 -762.6 45 84 127 VDD 787.1 -762.6 45 84 128 VDD 847.1 -762.6 45 84 129 VDD 907.1 -762.6 45 84 129 VDD 907.1 -762.6 45 84 130 VDD 1027.1 -762.6 45 84 131 VDD 1027.1 -762.6 45 84 131 VDD 1027.1 -762.6 45 84 133 VDD 1147.1 -762.6 45						
122 VSS2 487.1 -762.6 45 84 123 VSS2 547.1 -762.6 45 84 124 VSS2 607.1 -762.6 45 84 125 VDD 667.1 -762.6 45 84 126 VDD 727.1 -762.6 45 84 127 VDD 787.1 -762.6 45 84 128 VDD 847.1 -762.6 45 84 129 VDD 907.1 -762.6 45 84 130 VDD 907.1 -762.6 45 84 130 VDD 1087.1 -762.6 45 84 131 VDD 1087.1 -762.6 45 84 132 VDD 1087.1 -762.6 45 84 133 VDD2 1697.4 -762.6 45 84 135 VDD2 1757.4 -762.6						
123 VSS2 547.1 -762.6 45 84 124 VSS2 607.1 -762.6 45 84 125 VDD 667.1 -762.6 45 84 126 VDD 727.1 -762.6 45 84 127 VDD 787.1 -762.6 45 84 128 VDD 847.1 -762.6 45 84 129 VDD 907.1 -762.6 45 84 130 VDD 967.1 -762.6 45 84 130 VDD 1087.1 -762.6 45 84 131 VDD 1087.1 -762.6 45 84 132 VDD 1087.1 -762.6 45 84 133 VDD 1147.1 -762.6 45 84 133 VDD2 1877.4 -762.6 45 84 135 VDD2 1877.4 -762.6						
124 VSS2 607.1 -762.6 45 84 125 VDD 667.1 -762.6 45 84 126 VDD 727.1 -762.6 45 84 127 VDD 787.1 -762.6 45 84 128 VDD 847.1 -762.6 45 84 129 VDD 907.1 -762.6 45 84 130 VDD 1967.1 -762.6 45 84 130 VDD 1087.1 -762.6 45 84 131 VDD 1027.1 -762.6 45 84 132 VDD 1087.1 -762.6 45 84 133 VDD2 1697.4 -762.6 45 84 133 VDD2 1817.4 -762.6 45 84 135 VDD2 1817.4 -762.6 45 84 137 VDD2 1877.4 -762.6 <						
125 VDD 667.1 -762.6 45 84 126 VDD 727.1 -762.6 45 84 127 VDD 787.1 -762.6 45 84 128 VDD 847.1 -762.6 45 84 129 VDD 907.1 -762.6 45 84 130 VDD 1027.1 -762.6 45 84 131 VDD 1027.1 -762.6 45 84 132 VDD 1087.1 -762.6 45 84 133 VDD 1147.1 -762.6 45 84 133 VDD2 1697.4 -762.6 45 84 134 VDD2 1757.4 -762.6 45 84 135 VDD2 1877.4 -762.6 45 84 137 VDD2 1877.4 -762.6 45 84 138 VDD2 1997.4 -762.6						
126 VDD 727.1 -762.6 45 84 127 VDD 787.1 -762.6 45 84 128 VDD 847.1 -762.6 45 84 129 VDD 907.1 -762.6 45 84 130 VDD 967.1 -762.6 45 84 131 VDD 1027.1 -762.6 45 84 132 VDD 1087.1 -762.6 45 84 133 VDD 1147.1 -762.6 45 84 133 VDD2 1697.4 -762.6 45 84 135 VDD2 1757.4 -762.6 45 84 136 VDD2 1817.4 -762.6 45 84 137 VDD2 1877.4 -762.6 45 84 138 VDD2 1997.4 -762.6 45 84 140 VDD2 2057.4 -762.6	124	VSS2	607.1	-762.6	45	84
127 VDD 787.1 -762.6 45 84 128 VDD 847.1 -762.6 45 84 129 VDD 907.1 -762.6 45 84 130 VDD 967.1 -762.6 45 84 131 VDD 1027.1 -762.6 45 84 132 VDD 1087.1 -762.6 45 84 133 VDD 1147.1 -762.6 45 84 133 VDD2 1697.4 -762.6 45 84 135 VDD2 1757.4 -762.6 45 84 136 VDD2 1817.4 -762.6 45 84 137 VDD2 1877.4 -762.6 45 84 138 VDD2 1997.4 -762.6 45 84 139 VDD2 2197.4 -762.6 45 84 141 VDD2 2117.4 -762.6	125	VDD	667.1	-762.6		84
128 VDD 847.1 -762.6 45 84 129 VDD 907.1 -762.6 45 84 130 VDD 967.1 -762.6 45 84 131 VDD 1027.1 -762.6 45 84 132 VDD 1087.1 -762.6 45 84 133 VDD 1147.1 -762.6 45 84 134 VDD2 1697.4 -762.6 45 84 135 VDD2 1757.4 -762.6 45 84 136 VDD2 1817.4 -762.6 45 84 137 VDD2 1877.4 -762.6 45 84 138 VDD2 1937.4 -762.6 45 84 139 VDD2 1997.4 -762.6 45 84 140 VDD2 2057.4 -762.6 45 84 141 VDD2 2177.4 -762.6	126	VDD	727.1	-762.6	45	84
129 VDD 907.1 -762.6 45 84 130 VDD 967.1 -762.6 45 84 131 VDD 1027.1 -762.6 45 84 132 VDD 1087.1 -762.6 45 84 133 VDD 1147.1 -762.6 45 84 134 VDD2 1697.4 -762.6 45 84 135 VDD2 1757.4 -762.6 45 84 136 VDD2 1817.4 -762.6 45 84 137 VDD2 1877.4 -762.6 45 84 137 VDD2 1937.4 -762.6 45 84 138 VDD2 1997.4 -762.6 45 84 139 VDD2 1997.4 -762.6 45 84 140 VDD2 2177.4 -762.6 45 84 141 VDD2 2177.4 -762.6	127	VDD		-762.6	45	84
130 VDD 967.1 -762.6 45 84 131 VDD 1027.1 -762.6 45 84 132 VDD 1087.1 -762.6 45 84 133 VDD 1147.1 -762.6 45 84 134 VDD2 1697.4 -762.6 45 84 135 VDD2 1757.4 -762.6 45 84 136 VDD2 1817.4 -762.6 45 84 137 VDD2 1877.4 -762.6 45 84 138 VDD2 1937.4 -762.6 45 84 139 VDD2 1997.4 -762.6 45 84 140 VDD2 2057.4 -762.6 45 84 140 VDD2 2117.4 -762.6 45 84 141 VDD3 2442.2 -762.6 45 84 142 VDD3 2442.2 -762.6	128	VDD	847.1	-762.6	45	84
131 VDD 1027.1 -762.6 45 84 132 VDD 1087.1 -762.6 45 84 133 VDD 1147.1 -762.6 45 84 134 VDD2 1697.4 -762.6 45 84 135 VDD2 1757.4 -762.6 45 84 136 VDD2 1817.4 -762.6 45 84 137 VDD2 1877.4 -762.6 45 84 138 VDD2 1997.4 -762.6 45 84 139 VDD2 1997.4 -762.6 45 84 140 VDD2 2057.4 -762.6 45 84 140 VDD2 2117.4 -762.6 45 84 141 VDD3 2442.2 -762.6 45 84 144 VDD3 2502.2 -762.6 45 84 144 VDD3 2507.2 -762.6 <td>129</td> <td></td> <td>907.1</td> <td>-762.6</td> <td>45</td> <td>84</td>	129		907.1	-762.6	45	84
132 VDD 1087.1 -762.6 45 84 133 VDD 1147.1 -762.6 45 84 134 VDD2 1697.4 -762.6 45 84 135 VDD2 1757.4 -762.6 45 84 136 VDD2 1817.4 -762.6 45 84 137 VDD2 1877.4 -762.6 45 84 138 VDD2 1937.4 -762.6 45 84 139 VDD2 1997.4 -762.6 45 84 140 VDD2 2057.4 -762.6 45 84 140 VDD2 2117.4 -762.6 45 84 141 VDD3 2442.2 -762.6 45 84 144 VDD3 2502.2 -762.6 45 84 144 VDD3 2502.2 -762.6 45 84 144 VDD3 2507.2 -762.6 </td <td>130</td> <td>VDD</td> <td>967.1</td> <td>-762.6</td> <td>45</td> <td>84</td>	130	VDD	967.1	-762.6	45	84
133 VDD 1147.1 -762.6 45 84 134 VDD2 1697.4 -762.6 45 84 135 VDD2 1757.4 -762.6 45 84 136 VDD2 1817.4 -762.6 45 84 137 VDD2 1877.4 -762.6 45 84 138 VDD2 1937.4 -762.6 45 84 139 VDD2 1997.4 -762.6 45 84 140 VDD2 2057.4 -762.6 45 84 140 VDD2 2177.4 -762.6 45 84 141 VDD2 2177.4 -762.6 45 84 142 VDD2 2177.4 -762.6 45 84 143 VDD3 2242.2 -762.6 45 84 144 VDD3 2502.2 -762.6 45 84 145 VB0+ 2637.2 -762.6<	131	VDD	1027.1	-762.6	45	84
134 VDD2 1697.4 -762.6 45 84 135 VDD2 1757.4 -762.6 45 84 136 VDD2 1817.4 -762.6 45 84 137 VDD2 1877.4 -762.6 45 84 138 VDD2 1997.4 -762.6 45 84 139 VDD2 1997.4 -762.6 45 84 140 VDD2 2057.4 -762.6 45 84 140 VDD2 2117.4 -762.6 45 84 141 VDD2 2177.4 -762.6 45 84 142 VDD2 2177.4 -762.6 45 84 143 VDD3 2242.2 -762.6 45 84 144 VDD3 2502.2 -762.6 45 84 145 VB0+ 2637.2 -762.6 45 84 145 VB0+ 2697.2 -762.6	132	VDD		-762.6	45	84
135 VDD2 1757.4 -762.6 45 84 136 VDD2 1817.4 -762.6 45 84 137 VDD2 1877.4 -762.6 45 84 138 VDD2 1937.4 -762.6 45 84 139 VDD2 1997.4 -762.6 45 84 140 VDD2 2057.4 -762.6 45 84 140 VDD2 2117.4 -762.6 45 84 141 VDD2 2177.4 -762.6 45 84 142 VDD2 2177.4 -762.6 45 84 143 VDD3 2442.2 -762.6 45 84 144 VDD3 2502.2 -762.6 45 84 145 VB0+ 2577.2 -762.6 45 84 145 VB0+ 2637.2 -762.6 45 84 147 VB0+ 2697.2 -762.6	133	VDD	1147.1	-762.6	45	84
136 VDD2 1817.4 -762.6 45 84 137 VDD2 1877.4 -762.6 45 84 138 VDD2 1937.4 -762.6 45 84 139 VDD2 1997.4 -762.6 45 84 140 VDD2 2057.4 -762.6 45 84 140 VDD2 2117.4 -762.6 45 84 141 VDD2 2177.4 -762.6 45 84 142 VDD3 2442.2 -762.6 45 84 143 VDD3 2442.2 -762.6 45 84 144 VDD3 2502.2 -762.6 45 84 145 VB0+ 2577.2 -762.6 45 84 145 VB0+ 2637.2 -762.6 45 84 147 VB0+ 2697.2 -762.6 45 84 147 VB0+ 2757.2 -762.6	134	VDD2	1697.4	-762.6	45	84
137 VDD2 1877.4 -762.6 45 84 138 VDD2 1937.4 -762.6 45 84 139 VDD2 1997.4 -762.6 45 84 140 VDD2 2057.4 -762.6 45 84 141 VDD2 2117.4 -762.6 45 84 142 VDD2 2177.4 -762.6 45 84 143 VDD3 2442.2 -762.6 45 84 143 VDD3 2502.2 -762.6 45 84 144 VDD3 2502.2 -762.6 45 84 145 VB0+ 2577.2 -762.6 45 84 145 VB0+ 2637.2 -762.6 45 84 147 VB0+ 2697.2 -762.6 45 84 147 VB0+ 2757.2 -762.6 45 84 149 VB1+ 3033.4 -762.6	135	VDD2	1757.4	-762.6	45	84
138 VDD2 1937.4 -762.6 45 84 139 VDD2 1997.4 -762.6 45 84 140 VDD2 2057.4 -762.6 45 84 141 VDD2 2117.4 -762.6 45 84 141 VDD2 2177.4 -762.6 45 84 142 VDD3 2442.2 -762.6 45 84 143 VDD3 2442.2 -762.6 45 84 144 VDD3 2502.2 -762.6 45 84 145 VB0+ 2577.2 -762.6 45 84 145 VB0+ 2637.2 -762.6 45 84 147 VB0+ 2697.2 -762.6 45 84 147 VB0+ 2697.2 -762.6 45 84 148 VB0+ 2757.2 -762.6 45 84 149 VB1+ 3033.4 -762.6	136	VDD2	1817.4	-762.6	45	84
139 VDD2 1997.4 -762.6 45 84 140 VDD2 2057.4 -762.6 45 84 141 VDD2 2117.4 -762.6 45 84 142 VDD2 2177.4 -762.6 45 84 143 VDD3 2442.2 -762.6 45 84 144 VDD3 2502.2 -762.6 45 84 145 VB0+ 2577.2 -762.6 45 84 145 VB0+ 2637.2 -762.6 45 84 146 VB0+ 2637.2 -762.6 45 84 147 VB0+ 2697.2 -762.6 45 84 147 VB0+ 2757.2 -762.6 45 84 149 VB1+ 3033.4 -762.6 45 84 150 VB1+ 3093.4 -762.6 45 84 151 VB1+ 3153.4 -762.6	137	VDD2	1877.4	-762.6	45	84
140 VDD2 2057.4 -762.6 45 84 141 VDD2 2117.4 -762.6 45 84 142 VDD2 2177.4 -762.6 45 84 143 VDD3 2442.2 -762.6 45 84 144 VDD3 2502.2 -762.6 45 84 145 VB0+ 2577.2 -762.6 45 84 146 VB0+ 2637.2 -762.6 45 84 147 VB0+ 2697.2 -762.6 45 84 147 VB0+ 2697.2 -762.6 45 84 148 VB0+ 2757.2 -762.6 45 84 149 VB1+ 3033.4 -762.6 45 84 150 VB1+ 3033.4 -762.6 45 84 151 VB1+ 3093.4 -762.6 45 84 152 VB1+ 3153.4 -762.6	138	VDD2	1937.4	-762.6	45	84
141 VDD2 2117.4 -762.6 45 84 142 VDD2 2177.4 -762.6 45 84 143 VDD3 2442.2 -762.6 45 84 144 VDD3 2502.2 -762.6 45 84 145 VB0+ 2577.2 -762.6 45 84 146 VB0+ 2637.2 -762.6 45 84 147 VB0+ 2697.2 -762.6 45 84 148 VB0+ 2757.2 -762.6 45 84 149 VB1+ 2973.4 -762.6 45 84 150 VB1+ 3033.4 -762.6 45 84 151 VB1+ 3093.4 -762.6 45 84 151 VB1+ 3153.4 -762.6 45 84 152 VB1+ 3153.4 -762.6 45 84 153 VB1- 3499.5 -762.6	139	VDD2	1997.4	-762.6	45	84
142 VDD2 2177.4 -762.6 45 84 143 VDD3 2442.2 -762.6 45 84 144 VDD3 2502.2 -762.6 45 84 145 VB0+ 2577.2 -762.6 45 84 146 VB0+ 2637.2 -762.6 45 84 147 VB0+ 2697.2 -762.6 45 84 148 VB0+ 2757.2 -762.6 45 84 148 VB0+ 2757.2 -762.6 45 84 149 VB1+ 2973.4 -762.6 45 84 150 VB1+ 3033.4 -762.6 45 84 151 VB1+ 3093.4 -762.6 45 84 152 VB1+ 3153.4 -762.6 45 84 153 VB1- 3369.5 -762.6 45 84 154 VB1- 3489.5 -762.6	140	VDD2	2057.4	-762.6	45	84
143 VDD3 2442.2 -762.6 45 84 144 VDD3 2502.2 -762.6 45 84 145 VB0+ 2577.2 -762.6 45 84 146 VB0+ 2637.2 -762.6 45 84 147 VB0+ 2697.2 -762.6 45 84 148 VB0+ 2757.2 -762.6 45 84 149 VB1+ 2973.4 -762.6 45 84 150 VB1+ 3033.4 -762.6 45 84 150 VB1+ 3093.4 -762.6 45 84 151 VB1+ 3093.4 -762.6 45 84 152 VB1+ 3153.4 -762.6 45 84 153 VB1- 3369.5 -762.6 45 84 154 VB1- 3429.5 -762.6 45 84 155 VB1- 3489.5 -762.6	141	VDD2	2117.4	-762.6	45	84
144 VDD3 2502.2 -762.6 45 84 145 VB0+ 2577.2 -762.6 45 84 146 VB0+ 2637.2 -762.6 45 84 147 VB0+ 2697.2 -762.6 45 84 148 VB0+ 2757.2 -762.6 45 84 149 VB1+ 2973.4 -762.6 45 84 150 VB1+ 3033.4 -762.6 45 84 150 VB1+ 3093.4 -762.6 45 84 151 VB1+ 3093.4 -762.6 45 84 152 VB1+ 3153.4 -762.6 45 84 153 VB1- 3369.5 -762.6 45 84 154 VB1- 3429.5 -762.6 45 84 155 VB1- 3489.5 -762.6 45 84 156 VB1- 3549.5 -762.6	142	VDD2	2177.4	-762.6	45	84
145 VB0+ 2577.2 -762.6 45 84 146 VB0+ 2637.2 -762.6 45 84 147 VB0+ 2697.2 -762.6 45 84 148 VB0+ 2757.2 -762.6 45 84 149 VB1+ 2973.4 -762.6 45 84 150 VB1+ 3033.4 -762.6 45 84 151 VB1+ 3093.4 -762.6 45 84 152 VB1+ 3153.4 -762.6 45 84 153 VB1- 3369.5 -762.6 45 84 153 VB1- 3429.5 -762.6 45 84 155 VB1- 3489.5 -762.6 45 84 156 VB1- 3549.5 -762.6 45 84 157 VB0- 3765.7 -762.6 45 84 158 VB0- 3885.7 -762.6	143	VDD3	2442.2	-762.6	45	84
146 VB0+ 2637.2 -762.6 45 84 147 VB0+ 2697.2 -762.6 45 84 148 VB0+ 2757.2 -762.6 45 84 149 VB1+ 2973.4 -762.6 45 84 150 VB1+ 3033.4 -762.6 45 84 151 VB1+ 3093.4 -762.6 45 84 152 VB1+ 3153.4 -762.6 45 84 153 VB1- 3369.5 -762.6 45 84 153 VB1- 3369.5 -762.6 45 84 154 VB1- 3429.5 -762.6 45 84 155 VB1- 3489.5 -762.6 45 84 156 VB1- 3549.5 -762.6 45 84 157 VB0- 3765.7 -762.6 45 84 158 VB0- 3885.7 -762.6	144	VDD3	2502.2	-762.6	45	84
147 VB0+ 2697.2 -762.6 45 84 148 VB0+ 2757.2 -762.6 45 84 149 VB1+ 2973.4 -762.6 45 84 150 VB1+ 3033.4 -762.6 45 84 151 VB1+ 3093.4 -762.6 45 84 152 VB1+ 3153.4 -762.6 45 84 153 VB1- 3369.5 -762.6 45 84 154 VB1- 3429.5 -762.6 45 84 155 VB1- 3489.5 -762.6 45 84 156 VB1- 3549.5 -762.6 45 84 157 VB0- 3765.7 -762.6 45 84 158 VB0- 3825.7 -762.6 45 84 159 VB0- 3885.7 -762.6 45 84 160 VB0- 3945.7 -762.6	145	VB0+	2577.2	-762.6	45	84
148 VB0+ 2757.2 -762.6 45 84 149 VB1+ 2973.4 -762.6 45 84 150 VB1+ 3033.4 -762.6 45 84 151 VB1+ 3093.4 -762.6 45 84 152 VB1+ 3153.4 -762.6 45 84 153 VB1- 3369.5 -762.6 45 84 154 VB1- 3429.5 -762.6 45 84 155 VB1- 3489.5 -762.6 45 84 156 VB1- 3549.5 -762.6 45 84 157 VB0- 3765.7 -762.6 45 84 158 VB0- 3825.7 -762.6 45 84 159 VB0- 3885.7 -762.6 45 84 160 VB0- 3945.7 -762.6 45 84 161 VS- 4502.2 -762.6<	146	VB0+	2637.2	-762.6	45	84
149 VB1+ 2973.4 -762.6 45 84 150 VB1+ 3033.4 -762.6 45 84 151 VB1+ 3093.4 -762.6 45 84 152 VB1+ 3153.4 -762.6 45 84 153 VB1- 3369.5 -762.6 45 84 154 VB1- 3429.5 -762.6 45 84 155 VB1- 3489.5 -762.6 45 84 156 VB1- 3549.5 -762.6 45 84 157 VB0- 3765.7 -762.6 45 84 158 VB0- 3825.7 -762.6 45 84 159 VB0- 3885.7 -762.6 45 84 160 VB0- 3945.7 -762.6 45 84 161 VS- 4162.2 -762.6 45 84 162 VS- 4502.2 -762.6 </td <td>147</td> <td>VB0+</td> <td>2697.2</td> <td>-762.6</td> <td>45</td> <td>84</td>	147	VB0+	2697.2	-762.6	45	84
150 VB1+ 3033.4 -762.6 45 84 151 VB1+ 3093.4 -762.6 45 84 152 VB1+ 3153.4 -762.6 45 84 153 VB1- 3369.5 -762.6 45 84 154 VB1- 3429.5 -762.6 45 84 155 VB1- 3489.5 -762.6 45 84 156 VB1- 3549.5 -762.6 45 84 157 VB0- 3765.7 -762.6 45 84 158 VB0- 3825.7 -762.6 45 84 159 VB0- 3885.7 -762.6 45 84 160 VB0- 3945.7 -762.6 45 84 161 VS- 4162.2 -762.6 45 84 162 VS- 4502.2 -762.6 45 84 163 VS- 4562.2 -762.6 <td>148</td> <td>VB0+</td> <td>2757.2</td> <td>-762.6</td> <td>45</td> <td>84</td>	148	VB0+	2757.2	-762.6	45	84
151 VB1+ 3093.4 -762.6 45 84 152 VB1+ 3153.4 -762.6 45 84 153 VB1- 3369.5 -762.6 45 84 154 VB1- 3429.5 -762.6 45 84 155 VB1- 3489.5 -762.6 45 84 156 VB1- 3549.5 -762.6 45 84 157 VB0- 3765.7 -762.6 45 84 158 VB0- 3825.7 -762.6 45 84 159 VB0- 3885.7 -762.6 45 84 160 VB0- 3945.7 -762.6 45 84 161 VS- 4162.2 -762.6 45 84 162 VS- 4502.2 -762.6 45 84 163 VS- 4562.2 -762.6 45 84 164 VS+ 4902.2 -762.6 <td>149</td> <td>VB1+</td> <td>2973.4</td> <td>-762.6</td> <td>45</td> <td>84</td>	149	VB1+	2973.4	-762.6	45	84
152 VB1+ 3153.4 -762.6 45 84 153 VB1- 3369.5 -762.6 45 84 154 VB1- 3429.5 -762.6 45 84 155 VB1- 3489.5 -762.6 45 84 156 VB1- 3549.5 -762.6 45 84 157 VB0- 3765.7 -762.6 45 84 158 VB0- 3825.7 -762.6 45 84 159 VB0- 3885.7 -762.6 45 84 160 VB0- 3945.7 -762.6 45 84 161 VS- 4162.2 -762.6 45 84 162 VS- 4502.2 -762.6 45 84 163 VS- 4562.2 -762.6 45 84 164 VS+ 4902.2 -762.6 45 84 165 VS+ 4962.2 -762.6	150	VB1+	3033.4	-762.6	45	84
153 VB1- 3369.5 -762.6 45 84 154 VB1- 3429.5 -762.6 45 84 155 VB1- 3489.5 -762.6 45 84 156 VB1- 3549.5 -762.6 45 84 157 VB0- 3765.7 -762.6 45 84 158 VB0- 3825.7 -762.6 45 84 159 VB0- 3885.7 -762.6 45 84 160 VB0- 3945.7 -762.6 45 84 161 VS- 4162.2 -762.6 45 84 162 VS- 4502.2 -762.6 45 84 163 VS- 4562.2 -762.6 45 84 164 VS+ 4902.2 -762.6 45 84 165 VS+ 4962.2 -762.6 45 84 166 VS+ 5302.2 -762.6	151	VB1+	3093.4	-762.6	45	84
154 VB1- 3429.5 -762.6 45 84 155 VB1- 3489.5 -762.6 45 84 156 VB1- 3549.5 -762.6 45 84 157 VB0- 3765.7 -762.6 45 84 158 VB0- 3825.7 -762.6 45 84 159 VB0- 3885.7 -762.6 45 84 160 VB0- 3945.7 -762.6 45 84 161 VS- 4162.2 -762.6 45 84 162 VS- 4502.2 -762.6 45 84 163 VS- 4562.2 -762.6 45 84 164 VS+ 4902.2 -762.6 45 84 165 VS+ 4962.2 -762.6 45 84 166 VS+ 5302.2 -762.6 45 84	152	VB1+	3153.4	-762.6	45	84
155 VB1- 3489.5 -762.6 45 84 156 VB1- 3549.5 -762.6 45 84 157 VB0- 3765.7 -762.6 45 84 158 VB0- 3825.7 -762.6 45 84 159 VB0- 3885.7 -762.6 45 84 160 VB0- 3945.7 -762.6 45 84 161 VS- 4162.2 -762.6 45 84 162 VS- 4502.2 -762.6 45 84 163 VS- 4562.2 -762.6 45 84 164 VS+ 4902.2 -762.6 45 84 165 VS+ 4962.2 -762.6 45 84 166 VS+ 5302.2 -762.6 45 84	153	VB1-	3369.5	-762.6	45	84
156 VB1- 3549.5 -762.6 45 84 157 VB0- 3765.7 -762.6 45 84 158 VB0- 3825.7 -762.6 45 84 159 VB0- 3885.7 -762.6 45 84 160 VB0- 3945.7 -762.6 45 84 161 VS- 4162.2 -762.6 45 84 162 VS- 4502.2 -762.6 45 84 163 VS- 4562.2 -762.6 45 84 164 VS+ 4902.2 -762.6 45 84 165 VS+ 4962.2 -762.6 45 84 166 VS+ 5302.2 -762.6 45 84	154	VB1-	3429.5	-762.6	45	84
157 VB0- 3765.7 -762.6 45 84 158 VB0- 3825.7 -762.6 45 84 159 VB0- 3885.7 -762.6 45 84 160 VB0- 3945.7 -762.6 45 84 161 VS- 4162.2 -762.6 45 84 162 VS- 4502.2 -762.6 45 84 163 VS- 4562.2 -762.6 45 84 164 VS+ 4902.2 -762.6 45 84 165 VS+ 4962.2 -762.6 45 84 166 VS+ 5302.2 -762.6 45 84	155	VB1-	3489.5	-762.6	45	84
158 VB0- 3825.7 -762.6 45 84 159 VB0- 3885.7 -762.6 45 84 160 VB0- 3945.7 -762.6 45 84 161 VS- 4162.2 -762.6 45 84 162 VS- 4502.2 -762.6 45 84 163 VS- 4562.2 -762.6 45 84 164 VS+ 4902.2 -762.6 45 84 165 VS+ 4962.2 -762.6 45 84 166 VS+ 5302.2 -762.6 45 84	156	VB1-	3549.5	-762.6	45	84
159 VB0- 3885.7 -762.6 45 84 160 VB0- 3945.7 -762.6 45 84 161 VS- 4162.2 -762.6 45 84 162 VS- 4502.2 -762.6 45 84 163 VS- 4562.2 -762.6 45 84 164 VS+ 4902.2 -762.6 45 84 165 VS+ 4962.2 -762.6 45 84 166 VS+ 5302.2 -762.6 45 84	157	VB0-	3765.7	-762.6	45	84
160 VB0- 3945.7 -762.6 45 84 161 VS- 4162.2 -762.6 45 84 162 VS- 4502.2 -762.6 45 84 163 VS- 4562.2 -762.6 45 84 164 VS+ 4902.2 -762.6 45 84 165 VS+ 4962.2 -762.6 45 84 166 VS+ 5302.2 -762.6 45 84	158	VB0-	3825.7	-762.6	45	84
161 VS- 4162.2 -762.6 45 84 162 VS- 4502.2 -762.6 45 84 163 VS- 4562.2 -762.6 45 84 164 VS+ 4902.2 -762.6 45 84 165 VS+ 4962.2 -762.6 45 84 166 VS+ 5302.2 -762.6 45 84	159	VB0-	3885.7	-762.6	45	84
162 VS- 4502.2 -762.6 45 84 163 VS- 4562.2 -762.6 45 84 164 VS+ 4902.2 -762.6 45 84 165 VS+ 4962.2 -762.6 45 84 166 VS+ 5302.2 -762.6 45 84	160	VB0-	3945.7	-762.6	45	84
163 VS- 4562.2 -762.6 45 84 164 VS+ 4902.2 -762.6 45 84 165 VS+ 4962.2 -762.6 45 84 166 VS+ 5302.2 -762.6 45 84	161	VS-	4162.2	-762.6	45	84
164 VS+ 4902.2 -762.6 45 84 165 VS+ 4962.2 -762.6 45 84 166 VS+ 5302.2 -762.6 45 84	162	VS-	4502.2	-762.6	45	84
165 VS+ 4962.2 -762.6 45 84 166 VS+ 5302.2 -762.6 45 84	163	VS-	4562.2	-762.6	45	84
166 VS+ 5302.2 -762.6 45 84	164	VS+	4902.2	-762.6	45	84
166 VS+ 5302.2 -762.6 45 84	165	VS+	4962.2	-762.6	45	84
	166	VS+		-762.6	45	84
	167	VLCDIN	5510.4		45	84

#	Pad	Х	Υ	W	Н
168	VLCDIN	5570.4	-762.6	45	84
169	VLCDOUT	5630.4	-762.6	45	84
170	VLCDOUT	5690.4	-762.6	45	84
171	COM159	6091.5	-748.1	17.5	115
172	COM157	6122.5	-748.1	17.5	115
173	COM157	6153.5	-748.1	17.5	115
174	COM153	6184.5	-748.1	17.5	115
175	COM153	6215.5	-748.1	17.5	115
176	COM131	6246.5	-748.1	17.5	115
177	COM149	6277.5	-748.1	17.5	115
178	COM147 COM145	6308.5	-748.1	17.5	115
179	COM143	6339.5	-748.1	17.5	115
180	COM143	6370.5	-748.1	17.5	115
181	COM141 COM139	6401.5	-748.1	17.5	115
182	COM139 COM137	6432.5	-748.1	17.5	115
183		6463.5	-748.1	17.5	115
184	COM135 DUMMY				
	COM133	6579.8	-792.5	115 115	21.5
185 186	COM133 COM131	6579.8 6579.8	-759.5 -728.5	115	17.5 17.5
187	COM131 COM129		-697.5		17.5
		6579.8		115	
188	COM127	6579.8	-666.5	115	17.5
189	COM125	6579.8	-635.5	115	17.5
190	COM123	6579.8	-604.5	115	17.5
191	COM121	6579.8	-573.5	115	17.5
192	COM119	6579.8	-542.5	115	17.5
193	COM117	6579.8	-511.5	115	17.5
194	COM115	6579.8	-480.5	115	17.5
195	COM113	6579.8	-449.5	115	17.5
196	COM111	6579.8	-418.5	115	17.5
197	COM109	6579.8	-387.5	115	17.5
198	COM107	6579.8	-356.5	115	17.5
199	COM105	6579.8	-325.5	115	17.5
200	COM103	6579.8	-294.5	115	17.5
201	COM101	6579.8	-263.5	115	17.5
202	COM99	6579.8	-232.5	115	17.5
203	COM97	6579.8	-201.5	115	17.5
204	COM95	6579.8	-170.5	115	17.5
205	COM93	6579.8	-139.5	115	17.5
206	COM91	6579.8	-108.5	115	17.5
207	COM89	6579.8	-77.5	115	17.5
208	COM87	6579.8	-46.5	115	17.5
209	COM85	6579.8	-15.5	115	17.5
210	COM83	6579.8	15.5	115	17.5
211	COM81	6579.8	46.5	115	17.5
212	COM79	6579.8	77.5	115	17.5
213	COM77	6579.8	108.5	115	17.5
214	COM75	6579.8	139.5	115	17.5
215	COM73	6579.8	170.5	115	17.5
216	COM71	6579.8	201.5	115	17.5
217	COM69	6579.8	232.5	115	17.5
218	COM67	6579.8	263.5	115	17.5
219	COM65	6579.8	294.5	115	17.5
220	COM63	6579.8	325.5	115	17.5
221	COM61	6579.8	356.5	115	17.5
222	COM59	6579.8	387.5	115	17.5
223	COM57	6579.8	418.5	115	17.5
224	COM55	6579.8	449.5	115	17.5

#	Pad	Х	Υ	W	Н
225	COM53	6579.8	480.5	115	17.5
226	COM51	6579.8	511.5	115	17.5
					_
227	COM49	6579.8	542.5	115	17.5
228	COM47	6579.8	573.5	115	17.5
229	COM45	6579.8	604.5	115	17.5
230	COM43	6579.8	635.5	115	17.5
231	COM41	6579.8	666.5	115	17.5
232	COM39	6579.8	697.5	115	17.5
233	COM37	6579.8	728.5	115	17.5
234	COM35	6579.8	759.5	115	17.5
235	DUMMY	6579.8	792.5	115	21.5
236	COM33	6463.5	748.1	17.5	115
237	COM31	6432.5	748.1	17.5	115
238	COM29	6401.5	748.1	17.5	115
239	COM27	6370.5	748.1	17.5	115
240	COM25	6339.5	748.1	17.5	115
241	COM23	6308.5	748.1	17.5	115
242	COM21	6277.5	748.1	17.5	115
243	COM19	6246.5	748.1	17.5	115
244	COM17	6215.5	748.1	17.5	115
245	COM15	6184.5	748.1	17.5	115
246	COM13	6153.5	748.1	17.5	115
247	COM11	6122.5	748.1	17.5	115
248	COM9	6091.5	748.1	17.5	115
249	COM7	6060.5	748.1	17.5	115
250	COM5	6029.5	748.1	17.5	115
251	COM3	5998.5	748.1	17.5	115
252	COM1	5967.5	748.1	17.5	115
253	SEG1	5936.5	748.1	17.5	115
254	SEG2	5905.5	748.1	17.5	115
255	SEG3	5874.5	748.1	17.5	115
256	SEG4	5843.5	748.1	17.5	115
257	SEG5	5812.5	748.1	17.5	115
258	SEG6	5781.5	748.1	17.5	115
259	SEG7	5750.5	748.1	17.5	115
260	SEG8	5719.5	748.1	17.5	115
261	SEG9	5688.5	748.1	17.5	115
262	SEG10	5657.5	748.1	17.5	115
263	SEG11	5626.5	748.1	17.5	115
264	SEG12	5595.5	748.1	17.5	115
265	SEG13	5564.5	748.1	17.5	115
266	SEG14	5533.5	748.1	17.5	115
267	SEG15	5502.5	748.1	17.5	115
268	SEG16	5471.5	748.1	17.5	115
269	SEG17	5440.5	748.1	17.5	115
270	SEG18	5409.5	748.1	17.5	115
271	SEG19	5378.5	748.1	17.5	115
272	SEG20	5347.5	748.1	17.5	115
273	SEG21	5316.5	748.1	17.5	115
274	SEG22	5285.5	748.1	17.5	115
275	SEG23	5254.5	748.1	17.5	115
276	SEG24	5223.5	748.1	17.5	115
277	SEG25	5192.5	748.1	17.5	115
278	SEG26	5161.5	748.1	17.5	115
279	SEG27	5130.5	748.1	17.5	115
280	SEG28	5099.5	748.1	17.5	115
281	SEG29	5068.5	748.1	17.5	115

#	Pad	Х	Υ	W	Н
282	SEG30	5037.5	748.1	17.5	115
	SEG30		748.1		115
283		5006.5		17.5	
284	SEG32	4975.5	748.1	17.5	115
285	SEG33	4944.5	748.1	17.5	115
286	SEG34	4913.5	748.1	17.5	115
287	SEG35	4882.5	748.1	17.5	115
288	SEG36	4851.5	748.1	17.5	115
289	SEG37	4820.5	748.1	17.5	115
290	SEG38	4789.5	748.1	17.5	115
291	SEG39	4758.5	748.1	17.5	115
292	SEG40	4727.5	748.1	17.5	115
293	SEG41	4696.5	748.1	17.5	115
294	SEG42	4665.5	748.1	17.5	115
295	SEG43	4634.5	748.1	17.5	115
296	SEG44	4603.5	748.1	17.5	115
297	SEG45	4572.5	748.1	17.5	115
298	SEG46	4541.5	748.1	17.5	115
299	SEG47	4510.5	748.1	17.5	115
300	SEG48	4479.5	748.1	17.5	115
301	SEG49	4448.5	748.1	17.5	115
302	SEG50	4417.5	748.1	17.5	115
303	SEG51	4386.5	748.1	17.5	115
304	SEG52	4355.5	748.1	17.5	115
305	SEG53	4324.5	748.1	17.5	115
306	SEG54	4293.5	748.1	17.5	115
307	SEG55	4262.5	748.1	17.5	115
308	SEG56	4231.5	748.1	17.5	115
309	SEG57	4200.5	748.1	17.5	115
310	SEG58	4169.5	748.1	17.5	115
311	SEG59	4138.5	748.1	17.5	115
312	SEG60	4107.5	748.1	17.5	115
313	SEG61	4076.5	748.1	17.5	115
314	SEG62	4045.5	748.1	17.5	115
315	SEG63	4014.5	748.1	17.5	115
316	SEG64	3983.5	748.1	17.5	115
317	SEG65	3952.5	748.1	17.5	115
318	SEG66	3921.5	748.1	17.5	115
319	SEG67	3890.5	748.1	17.5	115
320	SEG68	3859.5	748.1	17.5	115
321	SEG69	3828.5	748.1	17.5	115
322	SEG70	3797.5	748.1	17.5	115
323	SEG71	3766.5	748.1	17.5	115
324	SEG72	3735.5	748.1	17.5	115
325	SEG73	3704.5	748.1	17.5	115
326	SEG74	3673.5	748.1	17.5	115
327	SEG75	3642.5	748.1	17.5	115
328	SEG76	3611.5	748.1	17.5	115
329	SEG77	3580.5	748.1	17.5	115
330	SEG78	3549.5	748.1	17.5	115
331	SEG79	3518.5	748.1	17.5	115
332	SEG80	3487.5	748.1	17.5	115
333	SEG81	3456.5	748.1	17.5	115
334	SEG82	3425.5	748.1	17.5	115
335	SEG83	3394.5	748.1	17.5	115
336	SEG84	3363.5	748.1	17.5	115
337	SEG85	3332.5	748.1	17.5	115
338	SEG86	3301.5	748.1	17.5	115
000	J_000	0001.0	, 1 0.1	11.0	. 13



#	Pad	Х	Υ	W	Н
339	SEG87	3270.5	748.1		115
				17.5	
340	SEG88	3239.5	748.1	17.5	115
341	SEG89	3208.5	748.1	17.5	115
342	SEG90	3177.5	748.1	17.5	115
343	SEG91	3146.5	748.1	17.5	115
344	SEG92	3115.5	748.1	17.5	115
345	SEG93	3084.5	748.1	17.5	115
346	SEG94	3053.5	748.1	17.5	115
347	SEG95	3022.5	748.1	17.5	115
348	SEG96	2991.5	748.1	17.5	115
349	SEG97	2960.5	748.1	17.5	115
350	SEG98	2929.5	748.1	17.5	115
351	SEG99	2898.5	748.1	17.5	115
352	SEG100	2867.5	748.1	17.5	115
353	SEG101	2836.5	748.1	17.5	115
354	SEG102	2805.5	748.1	17.5	115
355	SEG103	2774.5	748.1	17.5	115
356	SEG104	2743.5	748.1	17.5	115
357	SEG105	2712.5	748.1	17.5	115
358	SEG106	2681.5	748.1	17.5	115
359	SEG107	2650.5	748.1	17.5	115
360	SEG108	2619.5	748.1	17.5	115
361	SEG109	2588.5	748.1	17.5	115
362	SEG110	2557.5	748.1	17.5	115
363	SEG111	2526.5	748.1	17.5	115
364	SEG112	2495.5	748.1	17.5	115
365	SEG113	2464.5	748.1	17.5	115
366	SEG114	2433.5	748.1	17.5	115
367	SEG115	2402.5	748.1	17.5	115
368	SEG116	2371.5	748.1	17.5	115
369	SEG117	2340.5	748.1	17.5	115
370	SEG118	2309.5	748.1	17.5	115
371	SEG119	2278.5	748.1	17.5	115
372	SEG120	2247.5	748.1	17.5	115
373	SEG121	2216.5	748.1	17.5	115
374	SEG122	2185.5	748.1	17.5	115
375	SEG123	2154.5	748.1	17.5	115
376	SEG124	2123.5	748.1	17.5	115
377	SEG125	2092.5	748.1	17.5	115
378	SEG126	2061.5	748.1	17.5	115
379	SEG127	2030.5	748.1	17.5	115
380	SEG128	1999.5	748.1	17.5	115
381	SEG129	1968.5	748.1	17.5	115
382	SEG130	1937.5	748.1	17.5	115
383	SEG131	1906.5	748.1	17.5	115
384	SEG132	1875.5	748.1	17.5	115
385	SEG133	1844.5	748.1	17.5	115
386	SEG134	1813.5	748.1	17.5	115
387	SEG135	1782.5	748.1	17.5	115
388	SEG136	1751.5	748.1	17.5	115
389	SEG137	1720.5	748.1	17.5	115
390	SEG138	1689.5	748.1	17.5	115
391	SEG139	1658.5	748.1	17.5	115
392	SEG140	1627.5	748.1	17.5	115
393	SEG141	1596.5	748.1	17.5	115
394	SEG142	1565.5	748.1	17.5	115
395	SEG143	1534.5	748.1	17.5	115

#	Pad	Х	Υ	W	Н
396	SEG144	1503.5	748.1	17.5	115
397	SEG145	1472.5	748.1	17.5	115
398	SEG146	1441.5	748.1	17.5	115
399	SEG147	1410.5	748.1	17.5	115
400	SEG148	1379.5	748.1	17.5	115
401	SEG149	1348.5	748.1	17.5	115
402	SEG150	1317.5	748.1	17.5	115
403	SEG151	1286.5	748.1	17.5	115
404	SEG152	1255.5	748.1	17.5	115
405	SEG153	1224.5	748.1	17.5	115
406	SEG154	1193.5	748.1	17.5	115
407	SEG155	1162.5	748.1	17.5	115
408	SEG156	1131.5	748.1	17.5	115
409	SEG157	1100.5	748.1	17.5	115
410	SEG158	1069.5	748.1	17.5	115
411	SEG159	1038.5	748.1	17.5	115
412	SEG160	1007.5	748.1	17.5	115
413	SEG161	976.5	748.1	17.5	115
414	SEG162	945.5	748.1	17.5	115
415	SEG163	914.5	748.1	17.5	115
416	SEG164	883.5	748.1	17.5	115
417	SEG165	852.5	748.1		115
418			748.1	17.5	115
	SEG166	821.5		17.5	
419	SEG167	790.5	748.1	17.5	115
420	SEG168	759.5	748.1	17.5	115
421	SEG169	728.5	748.1	17.5	115
422	SEG170	697.5	748.1	17.5	115
423	SEG171	666.5	748.1	17.5	115
424	SEG172	635.5	748.1	17.5	115
425	SEG173	604.5	748.1	17.5	115
426	SEG174	573.5	748.1	17.5	115
427	SEG175	542.5	748.1	17.5	115
428	SEG176	511.5	748.1	17.5	115
429	SEG177	480.5	748.1	17.5	115
430	SEG178	449.5	748.1	17.5	115
431	SEG179	418.5	748.1	17.5	115
432	SEG180	387.5	748.1	17.5	115
433	SEG181	356.5	748.1	17.5	115
434	SEG182	325.5	748.1	17.5	115
435	SEG183	294.5	748.1	17.5	115
436	SEG184	263.5	748.1	17.5	115
437	SEG185	232.5	748.1	17.5	115
438	SEG186	201.5	748.1	17.5	115
439	SEG187	170.5	748.1	17.5	115
440	SEG188	139.5	748.1	17.5	115
441	SEG189	108.5	748.1	17.5	115
442	SEG190	77.5	748.1	17.5	115
443	SEG191	46.5	748.1	17.5	115
444	SEG191	15.5	748.1	17.5	115
445		-15.5	748.1	17.5	115
	SEG193				
446	SEG194	-46.5	748.1	17.5	115
447	SEG195	-77.5	748.1	17.5	115
448	SEG196	-108.5	748.1	17.5	115
449	SEG197	-139.5	748.1	17.5	115
450	SEG198	-170.5	748.1	17.5	115
451	SEG199	-201.5	748.1	17.5	115
452	SEG200	-232.5	748.1	17.5	115

#	Pad	Х	Υ	W	Н
453	SEG201	-263.5	748.1	17.5	115
454	SEG202	-294.5	748.1	17.5	115
455			748.1		
	SEG203	-325.5		17.5	115
456	SEG204	-356.5	748.1	17.5	115
457	SEG205	-387.5	748.1	17.5	115
458	SEG206	-418.5	748.1	17.5	115
459	SEG207	-449.5	748.1	17.5	115
460	SEG208	-480.5	748.1	17.5	115
461	SEG209	-511.5	748.1	17.5	115
462	SEG210	-542.5	748.1	17.5	115
463	SEG211	-573.5	748.1	17.5	115
464	SEG212	-604.5	748.1	17.5	115
465	SEG213	-635.5	748.1	17.5	115
466	SEG214	-666.5	748.1	17.5	115
467	SEG215	-697.5	748.1	17.5	115
468	SEG216	-728.5	748.1	17.5	115
469	SEG217	-759.5	748.1	17.5	115
470	SEG218	-790.5	748.1	17.5	115
471	SEG219	-821.5	748.1	17.5	115
472	SEG220	-852.5	748.1	17.5	115
473	SEG221	-883.5	748.1	17.5	115
474	SEG222	-914.5	748.1	17.5	115
475	SEG223	-945.5	748.1	17.5	115
476	SEG224	-976.5	748.1	17.5	115
477	SEG225	-1007.5	748.1	17.5	115
478	SEG226	-1038.5	748.1	17.5	115
479	SEG227	-1069.5	748.1	17.5	115
480	SEG228	-1100.5	748.1	17.5	115
481	SEG229	-1131.5	748.1	17.5	115
482	SEG230	-1162.5	748.1	17.5	115
483	SEG231	-1193.5	748.1	17.5	115
484	SEG232	-1224.5	748.1	17.5	115
485	SEG233	-1255.5	748.1	17.5	115
486	SEG234	-1286.5	748.1	17.5	115
487	SEG235	-1317.5	748.1	17.5	115
488	SEG236	-1348.5	748.1	17.5	115
489	SEG237	-1379.5	748.1	17.5	115
490	SEG238	-1410.5	748.1	17.5	115
491	SEG239	-1441.5	748.1	17.5	115
492	SEG240	-1472.5	748.1	17.5	115
493	SEG241	-1503.5	748.1	17.5	115
494	SEG242	-1534.5	748.1	17.5	115
495	SEG243	-1565.5	748.1	17.5	115
496	SEG244	-1596.5	748.1	17.5	115
497	SEG245	-1627.5	748.1	17.5	115
498	SEG246	-1658.5	748.1	17.5	115
499	SEG247	-1689.5	748.1	17.5	115
500	SEG248	-1720.5	748.1	17.5	115
501	SEG249	-1751.5	748.1	17.5	115
502	SEG250	-1782.5	748.1	17.5	115
503	SEG251	-1813.5	748.1	17.5	115
504	SEG252	-1844.5	748.1	17.5	115
505	SEG253	-1875.5	748.1	17.5	115
506	SEG254	-1906.5	748.1	17.5	115
507	SEG255	-1937.5	748.1	17.5	115
508	SEG256	-1968.5	748.1	17.5	115
509	SEG257	-1999.5	748.1	17.5	115
000	GLOZGI	1000.0	7 70.1	17.0	110

#	Pad	Х	Υ	W	Н
510	SEG258	-2030.5	748.1	17.5	115
511	SEG259	-2061.5	748.1	17.5	115
512	SEG260	-2092.5	748.1	17.5	115
513	SEG261	-2123.5	748.1	17.5	115
514	SEG262	-2154.5	748.1	17.5	115
515	SEG263	-2185.5	748.1	17.5	115
516	SEG264	-2216.5	748.1	17.5	115
517	SEG265	-2247.5	748.1	17.5	115
518	SEG266	-2278.5	748.1	17.5	115
519	SEG267	-2309.5	748.1	17.5	115
520	SEG268	-2340.5	748.1	17.5	115
521	SEG269	-2371.5	748.1	17.5	115
522	SEG270	-2402.5	748.1	17.5	115
523	SEG271	-2433.5	748.1	17.5	115
524	SEG272	-2464.5	748.1	17.5	115
525	SEG273	-2495.5	748.1	17.5	115
526	SEG274	-2526.5	748.1	17.5	115
527	SEG275	-2557.5	748.1	17.5	115
528	SEG276	-2588.5	748.1	17.5	115
529	SEG277	-2619.5	748.1	17.5	115
530	SEG278	-2650.5	748.1	17.5	115
531	SEG279	-2681.5	748.1	17.5	115
532	SEG280	-2712.5	748.1	17.5	115
533	SEG281	-2743.5	748.1	17.5	115
534	SEG282	-2774.5	748.1	17.5	115
535	SEG283	-2805.5	748.1	17.5	115
536	SEG284	-2836.5	748.1	17.5	115
537	SEG285	-2867.5	748.1	17.5	115
538	SEG286	-2898.5	748.1	17.5	115
539	SEG287	-2929.5	748.1	17.5	115
540	SEG288	-2960.5	748.1	17.5	115
541	SEG289	-2991.5	748.1	17.5	115
542	SEG290	-3022.5	748.1	17.5	115
543	SEG291	-3053.5	748.1	17.5	115
544	SEG292	-3084.5	748.1	17.5	115
545	SEG293	-3115.5	748.1	17.5	115
546	SEG294	-3146.5	748.1	17.5	115
547	SEG295	-3177.5	748.1	17.5	115
548	SEG296	-3208.5	748.1	17.5	115
549	SEG297	-3239.5	748.1	17.5	115
550	SEG298	-3270.5	748.1	17.5	115
551	SEG299	-3301.5	748.1	17.5	115
552	SEG300	-3332.5	748.1	17.5	115
553	SEG301	-3363.5	748.1	17.5	115
554	SEG302	-3394.5	748.1	17.5	115
555	SEG303	-3425.5	748.1	17.5	115
556	SEG304	-3456.5	748.1	17.5	115
557	SEG305	-3487.5	748.1	17.5	115
558	SEG306	-3518.5	748.1	17.5	115
559	SEG307	-3549.5	748.1	17.5	115
560	SEG308	-3580.5	748.1	17.5	115
561	SEG309	-3611.5	748.1	17.5	115
562	SEG310	-3642.5	748.1	17.5	115
563	SEG311	-3673.5	748.1	17.5	115
564	SEG312	-3704.5	748.1	17.5	115
565	SEG313	-3735.5	748.1	17.5	115
566	SEG314	-3766.5	748.1	17.5	115




#	Pad	Х	Υ	W	Н
567	SEG315	-3797.5	748.1	17.5	115
568	SEG316	-3828.5	748.1	17.5	115
569	SEG317	-3859.5	748.1	17.5	115
570	SEG318	-3890.5	748.1	17.5	115
571	SEG319	-3921.5	748.1	17.5	115
572	SEG320	-3952.5	748.1	17.5	115
573	SEG321	-3983.5	748.1	17.5	115
574	SEG322	-4014.5	748.1	17.5	115
575	SEG323	-4045.5	748.1	17.5	115
576	SEG324	-4076.5	748.1	17.5	115
577	SEG325	-4107.5	748.1	17.5	115
578	SEG326	-4138.5	748.1	17.5	115
579	SEG327	-4169.5	748.1	17.5	115
580	SEG328	-4200.5	748.1	17.5	115
581	SEG329	-4231.5	748.1	17.5	115
582	SEG330	-4262.5	748.1	17.5	115
583	SEG331	-4293.5	748.1	17.5	115
584	SEG332	-4324.5	748.1	17.5	115
585	SEG333	-4355.5	748.1	17.5	115
586	SEG334	-4386.5	748.1	17.5	115
587	SEG335	-4417.5	748.1	17.5	115
588	SEG336	-4448.5	748.1	17.5	115
589	SEG337	-4479.5	748.1	17.5	115
590	SEG338	-4510.5	748.1	17.5	115
591	SEG339	-4541.5	748.1	17.5	115
592	SEG340	-4572.5	748.1	17.5	115
593	SEG341	-4603.5	748.1	17.5	115
594	SEG342	-4634.5	748.1	17.5	115
595	SEG343	-4665.5	748.1	17.5	115
596	SEG344	-4696.5	748.1	17.5	115
597	SEG345	-4727.5	748.1	17.5	115
598	SEG346	-4758.5	748.1	17.5	115
599	SEG347	-4789.5	748.1	17.5	115
600	SEG348	-4820.5	748.1	17.5	115
601	SEG349	-4851.5	748.1	17.5	115
602	SEG350	-4882.5	748.1	17.5	115
603	SEG351	-4913.5	748.1	17.5	115
604	SEG352	-4944.5	748.1	17.5	115
605	SEG353	-4975.5	748.1	17.5	115
606	SEG354	-5006.5	748.1	17.5	115
607	SEG355	-5037.5	748.1	17.5	115
608	SEG356	-5068.5	748.1	17.5	115
609	SEG357	-5099.5	748.1	17.5	115
610	SEG358	-5130.5	748.1	17.5	115
611	SEG359	-5161.5	748.1	17.5	115
612	SEG360	-5192.5	748.1	17.5	115
613	SEG361	-5223.5	748.1	17.5	115
614	SEG362	-5254.5	748.1	17.5	115
615	SEG363	-5285.5	748.1	17.5	115
616	SEG364	-5316.5	748.1	17.5	115
617	SEG365	-5347.5	748.1	17.5	115
618	SEG366	-5378.5	748.1	17.5	115
619	SEG367	-5409.5	748.1	17.5	115
620	SEG368	-5440.5	748.1	17.5	115
621	SEG369	-5471.5	748.1	17.5	115
622	SEG370	-5502.5	748.1	17.5	115
623	SEG371	-5533.5	748.1	17.5	115

#	Pad	Χ	Υ	W	Н
624	SEG372	-5564.5	748.1	17.5	115
625	SEG373	-5595.5	748.1	17.5	115
626	SEG374	-5626.5	748.1	17.5	115
627	SEG375	-5657.5	748.1	17.5	115
628	SEG376	-5688.5	748.1	17.5	115
629	SEG377	-5719.5	748.1	17.5	115
630	SEG378	-5750.5	748.1	17.5	115
631	SEG379	-5781.5	748.1	17.5	115
632	SEG380	-5812.5	748.1	17.5	115
633	SEG381	-5843.5	748.1	17.5	115
634	SEG382	-5874.5	748.1	17.5	115
635	SEG383	-5905.5	748.1	17.5	115
636	SEG384	-5936.5	748.1	17.5	115
637	COM2	-5967.5	748.1	17.5	115
638	COM4	-5998.5	748.1	17.5	115
639	COM6	-6029.5	748.1	17.5	115
640	COM8	-6060.5	748.1	17.5	115
641	COM10	-6091.5	748.1	17.5	115
642	COM12	-6122.5	748.1	17.5	115
643	COM14	-6153.5	748.1	17.5	115
644	COM16	-6184.5	748.1	17.5	115
645	COM18	-6215.5	748.1	17.5	115
646	COM20	-6246.5	748.1	17.5	115
647	COM22	-6277.5	748.1	17.5	115
648	COM24	-6308.5	748.1	17.5	115
649	COM26	-6339.5	748.1	17.5	115
650	COM28	-6370.5	748.1	17.5	115
651	COM30	-6401.5	748.1	17.5	115
652	COM32	-6432.5	748.1	17.5	115
653	COM34	-6463.5	748.1	17.5	115

(The values of the x-coordinate and the y-coordinate in the table are after rounded.)

TRAY INFORMATION





REVISION HISTORY

Revision	Contents	Date of Rev.
0.6	First Release	Jun. 2, 2006
0.7	 (1) Some ESD data are corrected. (Section "ESD Consideration", page 53) (2) An I_{SB} entry is added for standby current. (Section "Specifications" – DC Characteristics, page 55) 	Jun. 15, 2006
1.0	(Section "Specifications" – DC Characteristics, page 55) (1) LCD V _{OP} is adjusted: 6.4V~18V 6.15V~18V (Section "Feature Highlights", page 1) (2) The recommended capacitor C _s is defined: 150~220nF / 25V. C _B is adjusted: 2.2μF/2V → 2.2μF/5V (Section "Pin Description", page 4: "Hi-V Generator Reference Circuit", page 31) (3) "When Mux rate is under 33," → under 40 (Section "Command Description" – (29) Set Partial Display End, page 23) (4) " with V _{DD2/3} ≥ 2.7V" → ≥ 2.8V (Section "LCD Voltage Setting" – Load Driving Strength for COG, page 29) (5) V _{LCD} formula is updated. (Section "V _{LCD} Quick Reference", page 30) (6) "Frame rate 231 Hz" → "Line rate 37.0 Klps" (Section "LCD Display Controls" – Clock & Timing Generator, page 32) (7) The description of 64K color is updated. (Section "LCD Display Controls" – Input Color Formats, page 33) (8) For S8uc interface, the description is updated. (Section "Host Interface" – Serial Interface, page 38) (9) One paragraph on MTP-READ is removed. (Section "MTP NV Memory", page 47) (10) V _{LCD} for Program / Erase / Read are adjusted: 12.3V / 12.3V / 6.4V → 12.15V / 12.15V / 6.15V (11) External input for Program, TST4, is adjusted: 8.5V → 10V (12) A note on V _{DD2/3} is added. (Section "ESD Consideration", page 53) (14) The typical value of COM output impedance, R _{ON(COM)} : 750 → 950 Ω The typical value of SEG output impedance, R _{ON(COM)} : 750 → 950 Ω The condition for R _{ON(COM)} & R _{ON(SEG)} : V _{LCD} = 15V → 16.5V (Section "Specifications" – DC Characteristics, page 55) (15) The maximum power consumption present. (Section "Power Consumption", page 55)	Aug. 21, 2006
1.1	(1) The S9 mode is added. (Overall, pages 1, 4, 5, 6, 36, 38, 42, 47, 62)	Oct. 2, 2006
1.2	(1) The V _{LCD} Generation sub-section is enriched by adding a diagram. (Section "V _{LCD} Voltage Setting", page 32)	Mar. 25, 2008
1.21	 (1) The description of the Read Data command is enriched. (Section "Command Description" – (2) Read Data, page 9) (2) The description on Reset is updated. (Section "Reset & Power Management", Pp 49~51) 	· Aug. 7, 2008